Proposal of a spin torque majority gate logic

IEEE Electron Device Letters

Volumn 32, Issue 8, 2011, Pages 1128-1130

  Nikonov, Dmitri E ^a   Bourianoff, George I ^a   Ghani, Tahir ^a  

^a INTEL CORPORATION   (United States)

Author keywords

Logic; majority gate; spin transfer torque; spintronics

Indexed keywords

COMPLIMENTARY METAL OXIDE SEMICONDUCTORS; FERROMAGNETIC LAYERS; FIXED LAYERS; LOGIC; LOGIC OPERATIONS; MAJORITY GATES; MICROMAGNETIC SIMULATIONS; NANOPILLARS; PERFORMANCE PREDICTION; SPIN TORQUE; SPIN TRANSFER TORQUE;

DOMAIN WALLS; FERROMAGNETIC MATERIALS; FERROMAGNETISM; LOGIC DEVICES; SEMICONDUCTOR DEVICE MANUFACTURE;

MOS DEVICES;

EID: 79960917846     PISSN: 07413106     EISSN: None     Source Type: Journal    
DOI: 10.1109/LED.2011.2156379     Document Type: Article

References (26)

1. International Technology Roadmap for Semiconductors (ITRS). Chapter, Emerging Research Devices. [Online]. Available: www.itrs.net
2. I. Zutic, J. Fabian, and S. Das Sarma, "Spintronics: Fundamentals and applications," Rev. Mod. Phys., vol. 76, no. 2, pp. 323-410, Apr.-Jun. 2004. (Pubitemid 39063520)
3. D. E. Nikonov and G. I. Bourianoff, "Operation and modeling of semiconductor spintronics computing devices," J. Supercond. Novel Magnet., vol. 21, no. 8, pp. 479-493, Dec. 2008.
4. S. Datta and B. Das, "Electronic analog of the electro-optical modulator," Appl. Phys. Lett., vol. 56, no. 7, pp. 665-667, Feb. 1990.
5. S. Sugahara and M. Tanaka, "A spin metal-oxide-semiconductor fieldeffect transistor using half-metallic-ferromagnet contacts for the source and drain," Appl. Phys. Lett., vol. 84, no. 13, pp. 2307-2309, Mar. 2004.
6. A. Ney, C. Pampuch, R. Koch, and K. H. Ploog, "Programmable computing with a single magnetoresistive element," Nature, vol. 425, no. 6957, pp. 485-487, Oct. 2003. (Pubitemid 37237038)
7. J. Wang, H. Meng, and J.-P. Wang, "Programmable spintronics logic device based on a magnetic tunnel junction element," J. Appl. Phys., vol. 97, no. 10, pp. 10D509-1-10D509-3, May 2005.
8. S. Lee, S. Choa, S. Lee, and H. Shin, "Magneto-logic device based on a single-layer magnetic tunnel junction," IEEE Trans. Electron. Devices, vol. 54, no. 8, pp. 2040-2044, Aug. 2007. (Pubitemid 47249836)
9. S. Matsunaga, J. Hayakawa, S. Ikeda, K. Miura, H. Hasegawa, T. Endoh, H. Ohno, and T. Hanyu, "Fabrication of a nonvolatile full adder based on logic-in-memory architecture using magnetic tunnel junctions," Appl. Phys. Exp., vol. 1, p. 091 301, 2008.
10. R. P. Cowburn and M. E.Welland, "Room temperature magnetic quantum cellular automata," Science, vol. 287, no. 5457, pp. 1466-1468, Feb. 2000. (Pubitemid 30127135)
11. D. A. Allwood, G. Xiong, C. C. Faulkner, D. Atkinson, D. Petit, and R. P. Cowburn, "Magnetic domain-wall logic ," Science, vol. 309, no. 5741, pp. 1688-1692, Sep. 2005. (Pubitemid 41285930)
12. B. Behin-Aein, D. Datta, S. Salahuddin, and S. Datta, "Proposal for an allspin logic device with built-in memory," Nat. Nanotechnol., vol. 5, no. 4, pp. 266-270, Apr. 2010.
13. D. E. Nikonov, G. I. Bourianoff, and P. A. Gargini, "Simulation of highly idealized, atomic scale magnetic quantum cellular automata logic circuits," J. Nanoelectron. Optoelectron., vol. 3, no. 1, pp. 3-11, Mar. 2008.
14. A. Khitun and K. L. Wang, "Nano scale computational architectures with spin wave bus," Superlatt. Microstruct., vol. 38, no. 3, pp. 184-200, Sep. 2005. (Pubitemid 41213129)
15. A. Khitun, M. Bao, J.-Y. Lee, K. L. Wang, D. W. Lee, S. X. Wang, and I. V. Roshchin, "Inductively coupled circuits with spin wave bus for information processing," J. Nanoelectron. Optoelectron., vol. 3, no. 1, pp. 24-34, Mar. 2008.
16. D. E. Nikonov and G. I. Bourianoff, "Spin gain transistor in ferromagnetic semiconductors: The semiconductor Bloch equations approach," IEEE Trans. Nanotechnol., vol. 4, no. 2, pp. 206-214, Mar. 2005. (Pubitemid 40421656)
17. M. Hosomi, H. Yamagishi, T. Yamamoto, K. Bessho, Y. Higo, K. Yamane, H. Yamada, M. Shoji, H. Hachino, C. Fukumoto, H. Nagao, and H. Kano, "A novel nonvolatile memory with spin torque transfer magnetization switching: Spin-RAM," in Proc. Tech. Dig.-Int. Electron Devices Meeting, 2005, pp. 459-462. (Pubitemid 46370888)
18. P. M. Braganca, J. A. Katine, N. C. Emley, D. Mauri, J. R. Childress, P. M. Rice, E. Delenia, D. C. Ralph, and R. A. Buhrman, "A threeterminal approach to developing spin-torque written magnetic random access memory cells," IEEE Trans. Nanotechnol., vol. 8, no. 2, pp. 190-195, Mar. 2009.
19. D. E. Nikonov and G. I. Bourianoff, "Recent progress, opportunities and challenges for beyond CMOS information processing technologies," ECS Trans., vol. 35, no. 2, pp. 43-53, May 2011.
20. D. E. Nikonov, G. I. Bourianoff, and T. Ghani, "Nanomagnetic circuits with spin torque majority gates," in Proc. 11th IEEE Conf. Nanotechnol., 2011, to be published.
21. S. Amarel, G. Cooke, and R. O. Winder, "Majority gate network," IEEE Trans. Electron. Comput., vol. EC-13, no. 1, pp. 4-13, Feb. 1964.
22. D. V. Berkov and J. Miltat, "Spin-torque driven magnetization dynamics: Micromagnetic modeling," J. Magn. Magn. Mater., vol. 320, no. 7, pp. 1238-1259, Apr. 2008.
23. M. J. Donahue and D. G. Porter, "OOMMF User's Guide, Version 1.0," Nat. Inst. Std. Technol., Gaithersburg, MD, Rep. NISTIR 6376, Sep. 1999.
24. A. V. Khvalkovskiy, K. A. Zvezdin, Y. V. Gorbunov, V. Cros, J. Grollier, A. Fert, and A. K. Zvezdin, "High domain wall velocities due to spin currents perpendicular to the plane," Phys. Rev. Lett., vol. 102, no. 6, p. 067 206, Feb. 2009.
25. D. E. Nikonov, G. I. Bourianoff, and T. Ghani, 2010. [Online]. Available: http://arxiv.org/abs/1006.4663
26. H. Kubota et al., "Quantitative measurement of voltage dependence of spin-transfer torque in MgO-based magnetic tunnel junctions," Nat. Phys., vol. 4, no. 1, pp. 37-41, Jan. 2008.