Benchmarking of Beyond-CMOS Exploratory Devices for Logic Integrated Circuits

IEEE Journal on Exploratory Solid-State Computational Devices and Circuits

Volumn 1, Issue , 2015, Pages 3-11

  Nikonov, Dmitri E ^a   Young, Ian A ^a  

^a INTEL CORPORATION   (United States)

Author keywords

Adder; arithmetic logic unit (ALU); beyond CMOS; computational throughput; electronics; ferroelectric; integrated circuits; logic; magnetoelectric; power dissipation; spintronics

Indexed keywords

ADDERS; BENCHMARKING; CMOS INTEGRATED CIRCUITS; COMPUTATION THEORY; ELECTRONIC EQUIPMENT; ENERGY DISSIPATION; ENERGY EFFICIENCY; FERROELECTRIC MATERIALS; FERROELECTRICITY; FIELD EFFECT TRANSISTORS; INTEGRATED CIRCUITS; LOGIC CIRCUITS; SPINTRONICS; TIMING CIRCUITS;

ARITHMETIC LOGIC UNIT; BEYOND CMOS; FERROELECTRIC TRANSISTORS; LOGIC; LOGIC INTEGRATED CIRCUITS; MAGNETOELECTRIC; SPIN TRANSFER TORQUE; TUNNELING FIELD-EFFECT TRANSISTORS;

COMPUTER CIRCUITS;

ELECTRIC CIRCUITS; ELECTRONICS; MAGNETIC PROPERTIES;

EID: 85058154656     PISSN: None     EISSN: 23299231     Source Type: Journal    
DOI: 10.1109/JXCDC.2015.2418033     Document Type: Article

References (47)

1. G. E. Moore, "Cramming more components onto integrated circuits, " Electronics, vol. 38, no. 8, pp. 114-117, 1965.
2. S. Natarajan et al., "A 14 nm logic technology featuring 2nd-generation FinFET, air-gapped interconnects, self-aligned double patterning and a 0.0588 μm2 SRAM cell size, " in Proc. IEEE IEDM, Dec. 2014, pp. 3.7.1-3.7.3.
3. V. V. Zhirnov, R. K. Cavin, J. A. Hutchby, and G. I. Bourianoff, "Limits to binary logic switch scaling-A gedanken model, " Proc. IEEE, vol. 91, no. 11, pp. 1934-1939, Nov. 2003.
4. J. J. Welser, G. I. Bourianoff, V. V. Zhirnov, and R. K. Cavin, III, "The quest for the next information processing technology, " J. Nanoparticle Res., vol. 10, no. 1, pp. 1-10, 2008.
5. K. Bernstein, R. K. Cavin, III, W. Porod, A. Seabaugh, and J. Welser, "Device and architecture outlook for beyond CMOS switches, " Proc. IEEE, vol. 98, no. 12, pp. 2169-2184, Dec. 2010.
6. D. E. Nikonov and I. A. Young, "Uniform methodology for benchmark-ing beyond-CMOS logic devices, " in Proc. IEEE IEDM, Dec. 2012, pp. 25.4.1-25.4.4.
7. D. E. Nikonov and I. A. Young, "Overview of beyond-CMOS devices and a uniform methodology for their benchmarking, " Proc. IEEE, vol. 101, no. 12, pp. 2498-2533, Dec. 2013.
8. A. C. Seabaugh and Q. Zhang, "Low-voltage tunnel transistors for beyond CMOS logic, " Proc. IEEE, vol. 98, no. 12, pp. 2095-2110, Dec. 2010.
9. W. Kang et al., "An overview of spin-based integrated circuits, " in Proc. 19th Asia South Pacific Design Autom. Conf. (ASP-DAC), Singapore, Jan. 2014, pp. 676-683.
10. (2014). Benchmarking of devices in the Nanoelectronics Research Initiative. [Online]. Available: https://nanohub.org/tools/nribench/browser/trunk/src
11. G. Bourianoff, "The future of nanocomputing, " Computer, vol. 36, no. 8, pp. 44-53, Aug. 2003.
12. M. Dertouzos, Threshold Logic: A Synthesis Approach. Cambridge, MA, USA: MIT Press, 1965.
13. L. F. Register, private communication, 2014.
14. P. Zhao, R. M. Feenstra, G. Gu, and D. Jena, "SymFET: A proposed symmetric graphene tunneling field effect transistor, " in Proc. 70th Annu. Device Res. Conf. (DRC), Jun. 2012, pp. 33-34.
15. S. L. Miller and P. J. McWhorter, "Physics of the ferroelectric non-volatile memory field effect transistor, " J. Appl. Phys., vol. 72, no. 12, pp. 5999-6010, 1992.
16. S. Salahuddin and S. Datta, "Use of negative capacitance to provide voltage amplification for low power nanoscale devices, " Nano Lett., vol. 8, no. 2, pp. 405-410, 2008.
17. D. Newns, B. Elmegreen, X. H. Liu, and G. Martyna, "A low-voltage high-speed electronic switch based on piezoelectric transduction, " J. Appl. Phys., vol. 111, no. 8, p. 084509, 2012.
18. J. Son, S. Rajan, S. Stemmer, and S. J. Allen, "A heterojunction modulation-doped Mott transistor, " J. Appl. Phys., vol. 110, no. 8, p. 084503, 2011.
19. S. Datta, S. Salahuddin, and B. Behin-Aein, "Non-volatile spin switch for Boolean and non-Boolean logic, " Appl. Phys. Lett., vol. 101, no. 25, p. 252411, 2012.
20. M. O. Li, D. Esseni, G. Snider, D. Jena, and H. G. Xing, "Single parti-cle transport in two-dimensional heterojunction interlayer tunneling field effect transistor, " J. Appl. Phys., vol. 115, no. 7, p. 074508, 2014.
21. P. Fay, private communication, 2014.
22. S. Das, A. Prakash, R. Salazar, and J. Appenzeller, "Toward low-power electronics: Tunneling phenomena in transition metal dichalcogenides, " ACS Nano, vol. 8, no. 2, pp. 1681-1689, Jan. 2014.
23. L. Liu, Y. Lu, and J. Guo, "On monolayer MoS2 field-effect transistors at the scaling limit, " IEEE Trans. Electron Devices, vol. 60, no. 12, pp. 1433-1439, Dec. 2013.
24. D. Morris, D. Bromberg, J.-G. Zhu, and L. Pileggi, "mLogic: Ultra-low voltage non-volatile logic circuits using STT-MTJ devices, " in Proc. 49th ACM/EDAC/IEEEDAC, San Francisco, CA, USA, Jun. 2012, pp. 486-491.
25. J. A. Currivan, Y. Jang, M. D. Mascaro, M. A. Baldo, and C. A. Ross, "Low energy magnetic domain wall logic in short, narrow, ferromagnetic wires, " IEEE Magn. Lett., vol. 3, p. 3000104, Apr. 2012.
26. D. E. Nikonov and G. I. Bourianoff, "Spin gain transistor in ferro-magnetic semiconductors - the semiconductor Bloch-equations approach, " IEEE Trans. Nanotechnol., vol. 4, no. 2, pp. 206-214, Mar. 2005.
27. D. E. Nikonov and I. A. Young. (Mar. 2014). Benchmarking of Beyond-CMOS Exploratory Devices for Logic Integrated Circuits. [Online]. Available: http://ieeexplore.ieee.org/xpl/abstractMultimedia. jsp?arnumber=7076743.
28. N. H. E. Weste and D. M. Harris, CMOS VLSI Design: A Circuits and Systems Perspective, 4th ed. Boston, MA, USA: Addison-Wesley, 2011.
29. J. Li, B. Nagaraj, H. Liang, W. Cao, C. H. Lee, and R. Ramesh, "Ultrafast polarization switching in thin-film ferroelectrics, " Appl. Phys. Lett., vol. 84, no. 7, pp. 1174-1176, 2004.
30. J. Z. Sun, "Spin angular momentum transfer in current-perpendicular nanomagnetic junctions, " IBM J. Res. Develop., vol. 50, no. 1, pp. 81-100, Jan. 2006.
31. R. H. Koch, J. A. Katine, and J. Z. Sun, "Time-resolved reversal of spin-transfer switching in a nanomagnet, " Phys. Rev. Lett., vol. 92, p. 088302, Feb. 2004.
32. D. E. Nikonov and I. A. Young, "Benchmarking spintronic logic devices based on magnetoelectric oxides, " J. Mater. Res., vol. 29, no. 18, pp. 2109-2115, Sep. 2014.
33. J. T. Heron et al., "Electric-field-induced magnetization reversal in a ferromagnet-multiferroic heterostructure, " Phys. Rev. Lett., vol. 107, no. 21, p. 217202, 2011.
34. X. He et al., "Robust isothermal electric control of exchange bias at room temperature, " Nature Mater., vol. 9, pp. 579-585, Jun. 2010.
35. 3]x heterostructure, " Appl. Phys. Lett., vol. 98, no. 1, p. 012504, 2011.
36. Y. Shiota, T. Nozaki, F. Bonell, S. Murakami, T. Shinjo, and Y. Suzuki, "Induction of coherent magnetization switching in a few atomic layers of FeCo using voltage pulses, " Nature Mater., vol. 11, pp. 39-43, Nov. 2011.
37. (2011). International Technology Roadmap for Semiconductors. [Online]. Available: http://www.itrs.net/
38. R. Kim, U. E. Avci, and I. A. Young, "Source/drain doping effects and performance analysis of ballistic III-V n-MOSFETs, " IEEE J. Electron Devices Soc., vol. 3, no. 1, pp. 37-43, Jan. 2015.
39. M. Luisier, A. Schenk, and W. Fichtner, "Atomistic treatment of interface roughness in Si nanowire transistors with different channel orientations, " Appl. Phys. Lett., vol. 90, no. 10, p. 102103, 2007.
40. M. Luisier, A. Schenk, W. Fichtner, and G. Klimeck, "Atomistic simulation of nanowires in the sp3d5s-tight-binding formalism: From boundary conditions to strain calculations, " Phys. Rev. B, vol. 74, no. 20, p. 205323, 2006.
41. M. Lundstrom. (2008). ECE 612: Nanoscale Transistors (Fall 2008). [Online]. Available: https://nanohub.org/resources/5328
42. K. Roy, S. Mukhopadhyay, and H. Mahmoodi-Meimand, "Leakage cur-rent mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits, " Proc. IEEE, vol. 91, no. 2, pp. 305-327, Feb. 2003.
43. D. H. Morris, U. E. Avci, R. Rios, and I. A. Young, "Design of low voltage tunneling-FET logic circuits considering asymmetric conduction characteristics, " IEEE J. Emerg. Sel. Topics Circuits Syst., vol. 4, no. 4, pp. 380-388, Dec. 2014.
44. (2014). Predictive Technology Model. [Online]. Available: http://ptm.asu.edu/
45. S. Sinha, G. Yeric, V. Chandra, B. Cline, and Y. Cao, "Exploring sub-20 nm FinFET design with predictive technology models, " in Proc. 49th ACM/EDAC/IEEE Design Autom. Conf., San Francisco, CA, USA, Jun. 2012, pp. 283-288.
46. C. Augustine, A. Raychowdhury, Y. Gao, M. Lundstrom, and K. Roy, "PETE: A device/circuit analysis framework for evaluation and com-parison of charge based emerging devices, " in Proc. Int. Symp. Quality Electron. Design, 2009, pp. 80-85.
47. D. Reddy, L. F. Register, E. Tutuc, and S. K. Banerjee, "Bilayer pseu-dospin field-effect transistor: Applications to Boolean logic, " IEEE Trans. Electron Devices, vol. 57, no. 4, pp. 755-764, Apr. 2010.