Asynchronous circuits: An increasingly practical design solution

Proceedings - International Symposium on Quality Electronic Design, ISQED

Volumn 2002-January, Issue , 2002, Pages 367-372

  Beerel, P A ^a,b  

^a Fulcrum Microsystems   (United States)

^b University of Southern California   (United States)

Author keywords

Asynchronous circuits; Clocks; Delay estimation; Design automation; Logic design; Pipeline processing; Power supplies; Robustness; Timing; Wire

Indexed keywords

ASYNCHRONOUS SEQUENTIAL LOGIC; CLOCKS; COMPUTER AIDED DESIGN; DELAY CIRCUITS; LOGIC DESIGN; ROBUSTNESS (CONTROL SYSTEMS); TIMING CIRCUITS; WIRE;

ASYNCHRONOUS CIRCUITS; DELAY ESTIMATION; DESIGN AUTOMATIONS; PIPELINE PROCESSING; POWER SUPPLY; TIMING;

DESIGN;

EID: 84948453316     PISSN: 19483287     EISSN: 19483295     Source Type: Conference Proceeding    
DOI: 10.1109/ISQED.2002.996774     Document Type: Conference Paper

References (36)

1. International Technology Roadmap for Semiconductors: 1999 edition. http://public.itrs.net/files/1999-SIA-Roadmap/Home.htm.
2. J. Kessels and P. Marston. Designing asynchronous standby circuits for a low-power pager. In Proceedings of the IEEE, 87(2): 257-267, Feb. 1999.
3. C. H van Berkel, M. B. Josephs, S. M. Nowick. Scanning the technology: applications of asynchronous circuits. Proceedings of the IEEE, vol. 87:2, pp. 223-233, Feb. 1999.
4. K. Stevens, S. Rotem, R. Ginosar, P. A. Beerel, C. J. Myers, K. Yun, R. Kol, C. Dike, and M. Roncken, An asynchronous instruction length decoder. In IEEE Journal of Solid State Circuits, 36(2): 217-228, Feb. 2001.
5. A. J. Martin, A. Lines, R. Manohar, M. Nystroem, P. Penzes, R. Southworth, and U. Cummings. The design of an asynchronous MIPS R3000 microprocessor. In Advanced Research in VLSI, pp. 164-181, Sept. 1997.
6. S.B. Furber, D.A. Edwards, and J.D. Garside. AMULET3: a 100 MIPS asynchronous embedded processor. In Proc. International Conf. Computer Design (ICCD), Sept. 2000.
7. A. Bardsley, D. A. Edwards. The Balsa Asynchronous Circuit Synthesis System. FDL 2000, Sept. 2000.
8. W.J. Bainbridge, S. Furber Delay-insensitive system-on-chip interconnect using 1-of-4 data encoding. In Proc. ASYNC 2001, pp. 118-126, Mar. 2001.
9. Chris J. Myers, Asynchronous Circuit Design, John Wiley and Sons, July 2001.
10. W. Belluomini, C. J. Myers, H. Peter Hofstee. Verification of delayed-reset domino circuits using ATACS, In Proc. of ASYNC, pp 3-12, 1998
11. S.M. Nowick, K.Y. Yun, and P.A. Beerel. Speculative completion for the design of high-performance asynchronous dynamic adders. In Proc. ASYNC, pp. 210-223, Apr. 1997.
12. Andrew M. Lines. Pipelined asynchronous circuits. Master's thesis, California Institute of Technology, 1996.
13. U. Cummings, A. Lines, and A. Martin. An Asynchronous Pipeline Lattice Filter, In Proc. of ASYNC, pp 126-133, Nov. 1994.
14. Alain J. Martin. Synthesis of asynchronous VLSI circuits. In J. Straunstrup, editor, Formal Methods for VLSI Design, chapter 6, pp. 237-283, 1990.
15. Alain J. Martin. The limitations to delay-insensitivity in asynchronous circuits. In William J. Dally, editor, Advanced Research in VLSI, pages 263-278. MIT Press, 1990.
16. T. Nanya, A. Takamura, M. Kuwako, M. Imai, T. Fujii, M. Ozawa, I. Fukasaku, Y. Ueno, F. Okamoto, H. Fujimoto, O. Fujita, M. Yamashina, and M. Fukuma. TITAC-2: A 32-bit scalable-delay-insensitive microprocessor. In Symposium Record of HOT Chips IX, pages 19-32, Aug. 1997.
17. M. Theobald and S.M. Nowick. Fast heuristic and exact algorithms for two-level hazard-free logic minimization, IEEE Transactions on CAD, vol. 17:11, pp. 1130-1147, Nov. 1998.
18. J. Cortadella, M. Kishinevsky, A. Kondratyev, L. Lavagno and A. Yakovlev. Petrify: a tool for manipulating concurrent specifications and synthesis of asynchronous controllers. IEICE Trans. on Information and Systems, Vol. E80-D, No. 3, pp. 315-325, Mar. 1997.
19. M.A. Peña, J. Cortadella, A. Kondratyev and E. Pastor, Formal verification of safety properties in timed circuits, In Proc. of ASYNC, pp. 2-11, Apr. 2000.
20. J. Kessels, A. Peeters The Tangram framework: asynchronous circuits for low power. Proceedings of ASP-DAC, pp. 255-260, 2001.
21. I. E. Sutherland, Micropipelines. Communications of the ACM, vol. 32, no. 6, pp. 720-738, June 1989.
22. S. Schuster, W. Reohr, P. Cook, D. Heidel, M. Immediato, and K. Jenkins. Asynchronous interlocked pipelined CMOS circuits operating at 3.3-4.5 GHz. In IEEE ISSCC Digest of Technical Papers, pp. 292-293, 2001.
23. D. Harris and M. Horowitz. Skew-tolerant domino circuits. IEEE Journal of Solid-State Circuits, pp. 1702-1710, Nov. 1997.
24. I. Sutherland, B. Sproull, D. Harris, "Logical Effort: Designing Fast CMOS Circuits", Morgan Kaufmann Publishers, San Francisco, CA: 1999.
25. V. Stojanovic and V. G. Oklobdzija. Comparative analysis of master-slave latches and flip-flops for high-performance and low-power systems. IEEE Journal of Solid-State Circuits, 34(4):536-548, April 1999.
26. http://www.synopsys.com/products/unified-synthesis/unified-synthesis-ds.pdf.
27. http://www.cadence.com/products/pks.html.
28. L.P. Carloni, K.L. McMillan and A.L. Sangiovanni-Vincentelli. Theory of latency-insensitive design. IEEE Transactions on CAD. Vol. 20, No. 9, Sept. 2001.
29. T. Chelcea and S.M. Nowick. Robust Interfaces for Mixed-Timing Systems with Application to Latency-Insensitive Protocols, IEEE/ACM Design Automation Conference (DAC), June 2001.
30. I.E. Sutherland, and S. Fairbanks. GasP: a minimal FIFO control. In Proc. of ASYNC, pp. 46-53, March 2001.
31. M. Singh and S.M. Nowick. High-throughput asynchronous pipelines for fine grain dynamic datapaths. In Proc. of ASYNC, pp. 198-209. 2000.
32. S. Tugsinavisut and P.A. Beerel. Control circuit templates for asynchronous bundled-data pipelines. To appear in DATE'2002.
33. M. Ferretti and P.A. Beerel. Single-track asynchronous pipeline templates using 1-of-N encoding. To appear in DATE'2002.
34. R.O. Ozdag, M. Singh, S. Nowick, and P. A. Beerel. High-speed non-linear asynchronous pipelines. To appear in DATE'2002.
35. R.O. Ozdag and P.A. Beerel. High-speed QDI asynchronous pipelines. To appear in ASYNC'2002.
36. H. Kim, K. Stevens, P.A. Beerel. Relative Timing Based Verification of Timed Circuits and Systems. To appear in ASYNC'2002.