Designing asynchronous standby circuits for a low-power pager

Proceedings of the IEEE

Volumn 87, Issue 2, 1999, Pages 257-267

  Kessels, Joep ^a,b   Marston, Paul ^a,b  

^a PHILIPS RESEARCH LABORATORIES   (Netherlands)

^b Philips Communications   (United Kingdom)

Author keywords

Loadable counter; Low power standby circuits; Pager; Synchronous asynchronous co design; Testing asynchronous circuits

Indexed keywords

COUNTING CIRCUITS; LOGIC DESIGN; PAGING SYSTEMS;

ASYNCHRONOUS STANDBY CIRCUITS; LOADABLE COUNTERS; LOW POWER PAGERS;

ASYNCHRONOUS SEQUENTIAL LOGIC;

EID: 0033079581     PISSN: 00189219     EISSN: None     Source Type: Journal    
DOI: 10.1109/5.740019     Document Type: Article

References (23)

1. L. S. Niclsen and J. Sparsø, "An 85 μV asynchronous filterbank for a digital hearing aid," in Proc. Int. Solid State Circuits Conf., Feb. 1998, pp. 108-109.
2. N. C. Paver, P. Day, C. Farnsworth, D. L. Jackson, W. A. Lien, and J. Liu, "A low-power, low-noise configurable self-timed DSP," in Proc. Int. Symp. Advanced Research in Asynchronous Circuits and Systems, 1998, pp. 32-42.
3. F. Schalij, "Tangram manual," Philips Res. Lab., Eindhoven, The Netherlands, Tech. Rep. UR 008/93, 1993.
4. C. A. R. Hoare, Communicating Sequential Processes (Series in Computer Science). Englewood Cliffs, NJ: Prentice-Hall, 1985.
5. E. Brunvand and R. Sproull, "Translating concurrent programs into delay-insensitive circuits," in IEEE Int. Conf. Computer Aided Design, 1989, pp. 262-265.
6. A. J. Martin, "Compiling communicating processes into delayinsensitive VLSI circuits," Distrib. Comput., vol. 1, no. 4, pp. 226-234, 1986.
7. S. B. Furber, J. D. Garside, and D. A. Gilbert, "AMULET3: A high-performance self-timed ARM microprocessor," in Proc. Int. Conf. Computer Design (ICCD), Oct. 1998, pp. 247-252.
8. K. van Berkel, Handshake Circuits: An Asynchronous Architecture for VLSI Programming (International Series on Parallel Computation). Cambridge, U.K.: Cambridge Univ. Press, 1993.
9. A. Peeters, "Single-rail handshake circuits," Ph.D. dissertation, Eindhoven Univ. Technology, Eindhoven, The Netherlands, 1996.
10. K. van Berkel, R. Burgess, J. Kessels, A. Peeters, M. Roncken, and F. Schalij, "Asynchronous circuits for low power: A DCC error corrector," IEEE Design and Test, vol. 11, pp. 22-32, June 1994.
11. A. Martin and P. Hazewindus, "Testing delay-insensitive circuits," in Proc. L/C Santa Cruz Conf. Advanced Research in VLSI, 1991, pp. 118-132.
12. S. M. Nowick, N. K. Jha, and F.-C. Cheng, "Synthesis of asynchronous circuits for stuck-at and robust path delay fault testability," IEEE Trans. Comptiter-Aided Design, vol. 16, pp. 1514-1521, Dec. 1997.
13. A. Khochc and E. Brunvand, "A partial scan methodology for testing self-timed circuits," in Proc. IEEE VLSI Test S\mp., NJ, 1995, pp. 283-289.
14. M. Kishinev-sky, A. Kondratyev, L. Lavagno, A. Saldanha, and A. Taubin, "Partial scan delay fault testing of asynchronous circuits," in Proc. Int. Conf. Computer-Aided Design (ICCAD), 1997, pp. 728-735.
15. M. Roncken, "Partial scan test,for asynchronous circuits illustrated on a DCC error corrector," in Int. Symp. Advanced Research in Asynchronous Circuits and Systems, Salt Lake City, UT, 1994, pp. 247-256.
16. R. van de Wiel, "High-level test evaluation of asynchronous circuits," in Asynchronous Design Methodologies. Los Alamitos, CA: IEEE Computer Society Press, 1995, pp. 63-71.
17. M. Roncken and E. Bruls, "Test quality of asynchronous circuits: A defect-oriented evaluation," in Proc. Int. Test Conf., Washington, DC, 1996, pp. 205-214.
18. J. Kessels, "Calculational derivation of a counter with bounded response time and bounded power dissipation," Distrib. Computing, vol. 8, no. 3, pp. 143-149, 1995.
19. K. van Berkel, "VLSI programming of a modulo-N counter with constant response time and constant power," in Proc. Working Conf. Asynchronous Design Methodologies, Manchester, U.K., 1993, pp. 1-11.
20. V. von Kaenel, D. Aebischer, and E. Dijkstra, "A 320-MHz, 1.5 mW at 1.35 V CMOS PLL for microprocessor clock generation," IEEEJ. Solid-Slate Circuits, vol. 31, pp. 1715-1722, 1996.
21. P. Marston and E. van Veldhuizen, "Clock correction circuit for low cost oscillator," British Patent Application PHB34075, 1996.
22. K. van Berkel, F. Huberts, and A. Peelers, "Stretching quasi delay insensitivity by means of extended isochronic forks," in Asynchronous Design Methodologies. Los Alamitos, CA: IEEE Computer Society Press, 1995, pp. 99-106.
23. M. B. Josephs, "Formal derivation of a loadable asynchronous counter," in Mathematics of Program Construction (Lecture Notes in Computer Science). New York: Springer-Verlag, 1998.