Uncertain behaviours of integrated circuits improve computational performance

Scientific Reports

Volumn 5, Issue , 2015, Pages

  Yoshimura, Chihiro ^a   Yamaoka, Masanao ^a   Hayashi, Masato ^a   Okuyama, Takuya ^a   Aoki, Hidetaka ^a   Kawarabayashi, Ken Ichi ^b   Mizuno, Hiroyuki ^a  

^a HITACHI LTD   (Japan)

^b NATIONAL INSTITUTE OF INFORMATICS   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 84947727583     PISSN: None     EISSN: 20452322     Source Type: Journal    
DOI: 10.1038/srep16213     Document Type: Article

References (49)

1. Markov, L. Limits on fundamental limits to computation. Nature 512, 147-154 (2014).
2. Skotnicki, T., Hutchby, J. A., King, T. J., Wong, H. S. & Boeuf, F. The end of CMOS scaling: toward the introduction of new materials and structural changes to improve MOSFET performance. IEEE Circuits and Devices Magazine 21, 16-26 (2005).
3. McCulloch W. S. & Pitts W. H. A logical calculus of the ideas immanent in nervous activity. Bull. Math. Biophys. 5, 115-133 (1943).
4. Rosenblatt, F. The perceptron: A probabilistic model for information storage and organization in the brain. Psy. Rev. 65, 386-408 (1958).
5. Rumelhart, D. E., Hinton, G. E. & Williams, R. J. Learning representations by back-propagating errors. Nature 323, 533-536 (1986).
6. Hinton, G. E., Osindero, S. & Teh, Y. A fast learning algorithm for deep belief nets. Neural Computation 18, 1527-1554 (2006).
7. Merolla, P. A. et al. A million spiking-neuron integrated circuit with a scalable communication network and interface. Science 345, 668-673 (2014).
8. Schemmel, J. et al. A wafer-scale neuromorphic hardware system for large-scale neural modeling. In Proc. of Int. Symp. Circuits and Systems 1947-1950 (IEEE, 2010).
9. Furber, S. B., Galluppi, F., Temple, S. & Plana, L. A. The SpiNNaker project. Proc. IEEE 102, 652-665 (2014).
10. Benjamin, B. V. et al. Neurogrid: a mixed-analog-digital multichip system for large-scale neural simulations. Proc. IEEE 102, 699-716 (2014).
11. Brush, S. G. History of the Lenz-Ising model. Rev. Mod. Phys. 39, 883-893 (1967).
12. Barahona, F., Grötschel, M., Jünger, M. & Reinelt, G. An application of combinatorial optimization to statistical physics and circuit layout design. Operations Research 36, 493-513 (1988).
13. Garey, M. R. & Johnson, D. S. Computers and Intractability: A Guide to the Theory of NP-Completeness (W.H. Freeman, New York, United States, 1979).
14. Barahona, F. On the computational complexity of Ising spin glass models. J. Phys. A: Math. Gen. 15, 3241-3253 (1982).
15. Kastner, M. A. Prospects for quantum dot implementation of adiabatic quantum computers for intractable problems. Proc. IEEE 93, 1765-1771 (2005).
16. Johnson, M. W. et al. Quantum annealing with manufactured spins. Nature 473, 194-198 (2011).
17. Santra, S., Quiroz, G., Ver Steeg, G. & Lidar, D. A. MAX 2-SAT with up to 108 qubits. New J. of Phys. 16, 045006 (2014).
18. Utsunomiya, S., Takata, K. & Yamamoto, Y. Mapping of Ising models onto injection-locked laser systems. Optics express 19, 18091-18108 (2011).
19. Yoshimura, C., Yamaoka, M., Aoki, H. & Mizuno, H. Spatial computing architecture using randomness of memory cell stability under voltage control. In Proc. European Conf. Circuit Theory and Design (IEEE, 2013).
20. Kirkpatrick, S., Gelatt, C. D. & Vecchi, M. P. Optimization by simulated annealing. Science 220, 671-680 (1983).
21. Ackley, D. H., Geoffrey E. H. & Terrence J. S. A learning algorithm for Boltzmann machines. Cognitive science 9, 147-169 (1985).
22. Rutenbar, R. A. Simulated annealing algorithms: An overview. IEEE Circuits and Devices Magazine 5, 19-26 (1989).
23. Johnson, D. S., Aragon, C. R., McGeoch, L. A. & Schevon, C. Optimization by simulated annealing: An experimental evaluation. Part II, Graph coloring and number partitioning. Operations research 39, 378-406 (1991).
24. Hamamoto, M. & Yamaoka, M. An energy-efficient parallel-processing method based on master-hibernating DVFS. In Proc. Int. Symp. on Circuits and Systems 1724-1727 (IEEE, 2014).
25. Metropolis, N. et al. Equation of state calculations by fast computing machines. J. Chem. Phys. 21, 1087-1092 (1953).
26. Dueck, G. & Scheuer, T. Threshold accepting: A general purpose optimization algorithm appearing superior to simulated annealing. J. Comput. Phys. 90, 161-175 (1990).
27. Dueck, G. New optimization heuristics: The great deluge algorithm and the record-to-record travel. J. Comput. Phys. 104, 86-92 (1993).
28. Yamaoka, M. et al. 20-k-spin Ising chip for combinatorial optimization problem with CMOS annealing. ISSCC Dig. Tech. Papers 432-433 (IEEE, 2015).
29. Spin glass server. at 'http://www.informatik.uni-koeln.de/spinglass/'.
30. Kahruman, S., Kolotoglu, E., Butenko, S. & Hicks, I. V. On greedy construction heuristics for the MAX-CUT problem. Int. J. Comput. Sci. Eng. 3, 211-218 (2007).
31. Isakov, S. V., Zintchenko, I. N., Rønnow, T. F. & Troyer, M. Optimised simulated annealing for Ising spin glasses. Computer Physics Communications 192, 265-271 (2015).
32. Kagiyama, Y. et al. Bit error rate estimation in SRAM considering temperature fluctuation. In Proc. Int. Symp. Quality Electronic Design 516-519 (IEEE, 2012).
33. Pelgrom, M. J., Duinmaijer, A. C. & Welbers, A. P. Matching properties of MOS transistors. IEEE J. of Solid-State Circuits 24, 1433-1439 (1989).
34. Stolk, P. A., Widdershoven, F. P. & Klaassen, D. B. M. Modeling statistical dopant fluctuations in MOS transistors. IEEE Trans. on Electron Devices 45, 1960-1971 (1998).
35. Takeuchi, K., Koh, R. & Mogami, T. A study of the threshold voltage variation for ultra-small bulk and SOI CMOS. IEEE Trans. on Electron Devices 48, 1995-2001 (2001).
36. Tachibana, T. & Hiramoto, T. Re-examination of impact of intrinsic dopant fluctuations on static RAM (SRAM) static noise margin. Jpn. J. Appl. Phys. 44, 2147-2151 (2005).
37. Lofstrom, K., Daasch, W. R. & Taylor, D. IC identification circuit using device mismatch. ISSCC Dig. Tech. Papers 372-373 (IEEE, 2000).
38. Chellappa, S., Dey, A. & Clark, L. T. Improved circuits for microchip identification using SRAM mismatch. In Proc. Custom Integrated Circuits Conf. 1-4 (IEEE, 2011).
39. Fujiwara, H. et al. A stable chip-ID generating physical uncloneable function using random address errors in SRAM. In Proc. Int. System-on-Chip Conf. 143-147 (IEEE, 2012).
40. Agostinelli, M. et al. Erratic fluctuations of SRAM cache Vmin at the 90nm process technology node. In IEDM Technical Digest 655-658 (IEEE, 2005).
41. Miki, H. et al. Understanding short-term BTI behavior through comprehensive observation of gate-voltage dependence of RTN in highly scaled high-κ/metal-gate pFETs. In Symp. on VLSI Tech. 148-149 (IEEE, 2011).
42. Toh, S. O., Liu, T. J. K. & Nikolić, B. Impact of random telegraph signaling noise on SRAM stability. In Symp. on VLSI Tech. 204-205 (IEEE, 2011).
43. Tega, N. et al. Reduction of random telegraph noise in high-κ/metal-gate stacks for 22 nm generation FETs. In IEDM Technical Digest 771-774 (IEEE, 2009).
44. Tega, N. et al. Impact of HK/MG stacks and future device scaling on RTN. In Proc. of Int. Reliability Physics Symp. 6A.5.1-6A.5.6 (IEEE, 2011).
45. Takeuchi, K. et al. Direct observation of RTN-induced SRAM failure by accelerated testing and its application to product reliability assessment. In Symp. on VLSI Tech. 189-190 (IEEE, 2010).
46. Takeuchi, K., Nagumo, T. & Hase, T. Comprehensive SRAM design methodology for RTN reliability. In Symp. on VLSI Tech. 130-131 (IEEE, 2011).
47. Matsumoto, M. & Nishimura, T. Mersenne twister: A 623-dimensionally equidistributed uniform pseudo-random number generator. ACM Trans. on Modeling and Computer Simulation 8, 3-30 (1998).
48. Maehara, T. Maximum cut solver. (2013). at 'https://gist.github.com/spaghetti-source/7780280'.
49. Isakov, S. V., Zintchenko, I. N., Rønnow, T. F. & Troyer, M. Optimized simulated annealing for Ising spin glasses. (2014). at 'http://arxiv.org/src/1401.1084v3/anc'.