Axilog: Language support for approximate hardware design

Proceedings -Design, Automation and Test in Europe, DATE

Volumn 2015-April, Issue , 2015, Pages 812-817

  Yazdanbakhsh, Amir ^a   Mahajan, Divya ^a   Thwaites, Bradley ^a   Park, Jongse ^a   Nagendrakumar, Anandhavel ^a   Sethuraman, Sindhuja ^a   Ramkrishnan, Kartik ^b   Ravindran, Nishanthi ^b   Jariwala, Rudra ^b   Rahimi, Abbas ^c   Esmaeilzadeh, Hadi ^a   Bazargan, Kia ^b  

^a GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

^b UNIVERSITY OF MINNESOTA   (United States)

^c UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ABSTRACTING; AUTOMATION; BENCHMARKING; ENERGY EFFICIENCY; SEMANTICS;

AREA REDUCTION; AUTOMATED ANALYSIS; BENCHMARK DESIGNS; DESIGN ABSTRACTIONS; HARDWARE DESIGN; LANGUAGE EXTENSIONS; OUTPUT QUALITY; SYNTHESIS PROCESS;

COMPUTER HARDWARE DESCRIPTION LANGUAGES;

EID: 84945965935     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.7873/date.2015.0513     Document Type: Conference Paper

References (20)

1. H. Esmaeilzadeh, E. Blem, R. Amant, K. Sankaralingam, and D. Burger, Dark silicon and the end of multicore scaling, in ISCA, 2011
2. L. N. Chakrapani, P. Korkmaz, B. E. Akgul, and K. V. Palem, Probabilistic system-on-A-chip architectures, in TODAES, 2007
3. H. Cho, L. Leem, and S. Mitra, Ersa: Error resilient system architecture for probabilistic applications, in TCAD, 2012
4. V. Gupta et al., IMPACT: imprecise adders for low-power approximate computing, in ISLPED, 2011
5. R. Ye, T. Wang, F. Yuan, R. Kumar, and Q. Xu, On reconfigurationoriented approximate adder design and its application, in ICCAD, 2013
6. D. Shin and S. K. Gupta, Approximate logic synthesis for error tolerant applications, in DATE, 2010
7. P. Kulkarni, P. Gupta, and M. Ercegovac, Trading accuracy for power with an underdesigned multiplier architecture, in VLSI, 2011
8. A. Kahng and S. Kang, Accuracy-configurable adder for approximate arithmetic designs, in DAC, 2012
9. D. Mohapatra et al., Design of voltage-scalable meta-functions for approximate computing, in DATE, 2011
10. S.-L. Lu, Speeding up processing with approximation circuits, Computer, 2004
11. S. Venkataramani et al., Salsa: systematic logic synthesis of approximate circuits, in DAC, 2012
12. K. Nepal, Y. Li, R. Bahar, and S. Reda, Abacus: a technique for automated behavioral synthesis of approximate computing circuits, in DATE, 2014
13. Y. Liu et al., On logic synthesis for timing speculation, in ICCAD, 2012
14. A. Lingamneni et al., Algorithmic methodologies for ultra-efficient inexact architectures for sustaining technology scaling, in CF, 2012
15. J. Miao, A. Gerstlauer, and M. Orshansky, Approximate logic synthesis under general error magnitude and frequency constraints, in ICCAD, 2013
16. S. Ramasubramanian et al., Relax-and-retime: A methodology for energy-efficient recovery based design, in DAC, 2013
17. M. Kamal, A. Ghasemazar, A. Afzali-Kusha, and M. Pedram, Improving efficiency of extensible processors by using approximate custom instructions, in DATE, 2014
18. A. Sampson et al., EnerJ: Approximate data types for safe and general low-power computation, PLDI, 2011
19. M. Carbin, S. Misailovic, and M. Rinard, Verifying quantitative reliability of programs that execute on unreliable hardware, 2013
20. A. Rahimi, A. Marongiu, R. Gupta, and L. Benini, A variability-aware OpenMP environment for efficient execution of accuracy-configurable computation on shared-fpu processor clusters, in CODES+ISSS, 2013