A variability-aware OpenMP environment for efficient execution of accuracy-configurable computation on shared-FPU processor clusters

2013 International Conference on Hardware/Software Codesign and System Synthesis, CODES+ISSS 2013

Volumn , Issue , 2013, Pages

  Rahimi, Abbas ^a   Marongiu, Andrea ^b   Gupta, Rajesh K ^a   Benini, Luca ^b  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b UNIVERSITY OF BOLOGNA   (Italy)

Author keywords

Approximation; Floating point; Multi core; OpenMP; PVT variability; Resilient; Timing error

Indexed keywords

APPLICATION PROGRAMMING INTERFACES (API); DIGITAL ARITHMETIC; ERROR CORRECTION; HARDWARE; IMAGE PROCESSING; METADATA; RECONFIGURABLE ARCHITECTURES; SCHEDULING;

APPROXIMATION; FLOATING-POINT; MULTI CORE; OPENMP; PVT VARIABILITY; RESILIENT; TIMING ERRORS;

COST REDUCTION;

EID: 84892665140     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CODES-ISSS.2013.6659022     Document Type: Conference Paper

References (34)

1. P. Gupta, et al., "Underdesigned and Opportunistic Computing in Presence of Hardware Variability," IEEE Trans. on CAD of Inte-grated Circuits and Systems 32(1) (2012), pp. 489-499.
2. J. Henkel, et al., "Design and architectures for dependable embedded systems," Proc. ACM/IEEE CODES+ISSS, 2011, pp. 69-78.
3. ITRS [Online]. Available: http://public.itrs.net
4. K.A. Bowman, et al., "Energy-Efficient and Metastability-Immune Resilient Circuits for Dynamic Variation Tolerance," IEEE Journal of Solid-State Circuits 44(1) (2009), pp. 49-63.
5. A. Raychowdhury, et al., "Tunable Replica Bits for Dynamic Variation Tolerance in 8T SRAM Arrays," IEEE Journal of Solid-State Circuits 46(4) (2011), pp.797-805.
6. K.A. Bowman, et al., "A 45 nm Resilient Microprocessor Core for Dynamic Variation Tolerance," IEEE Journal of Solid-State Cir-cuits 46(1) (2011), pp. 194-208.
7. M.R. Kakoee, I. Loi, L. Benini, "Variation-Tolerant Architecture for Ultra Low Power Shared-L1 Processor Clusters," IEEE Trans. on Circuits and Systems II 59(12) (2012), pp.927-931.
8. Technical Reference Manual, ARM Cortex-A9, rev.: r2p2.
9. AMD "Bulldozer" Core Technology [online]. Available: http://www.sgi.com/partners/technology/downloads/ADM-Bulldozer-Core-Technology. pdf
10. A. Rahimi, L. Benini, R. K. Gupta, "Analysis of Instruction-level Vulnerability to Dynamic Voltage and Temperature Variations," Proc. ACM/IEEE DATE, 2012, pp. 1102-1105.
11. A. Rahimi, L. Benini, R. K. Gupta, "Application-Adaptive Guardbanding to Mitigate Static and Dynamic Variability," IEEE Transactions on Computers, 2013.
12. A. Rahimi, L. Benini, R. K. Gupta, "Procedure hopping: a low over-head solution to mitigate variability in shared-L1 processor clus-ters," Proc. ACM/IEEE ISLPED, 2012, pp. 415-420.
13. A. Rahimi, A. Marongiu, P. Burgio, R. K. Gupta, L. Benini, "Variation-tolerant OpenMP Tasking on Tightly-coupled Processor Clus-ters," Proc. ACM/IEEE DATE, 2013, pp. 541-546.
14. A. B. Kahng, S. Kang, "Accuracy-Configurable Adder for Approxi-mate Arithmetic Designs," Proc. ACM/IEEE DAC, 2012, pp. 820-825.
15. H. Esmaeilzadeh, A. Sampson, L. Ceze, D. Burger, "Architecture Support for Disciplined Approximate Programming," Proc. ACM ASPLOS, 2012, pp. 301-312.
16. L. Leem, et al., "ERSA: Error Resilient System Architecture for probabilistic applications," Proc. ACM/IEEE DATE, 2010, pp. 1560-1565.
17. S. Dighe, et al., "Within-Die Variation-Aware Dynamic-Voltage- Frequency-Scaling With Optimal Core Allocation and Thread Hop-ping for the 80-Core TeraFLOPS Processor," IEEE Journal of Solid-State Circuits 46(1) (2011), pp. 184-193.
18. A. Sampson, et al., "Ener J: Approximate data types for safe and general low-power computation," Proc. ACM PLDI, 2011, pp. 164-174.
19. W. Baek and T. M. Chilimbi, "Green: A framework for supporting energy-conscious programming using controlled approximation," Proc. ACM PLDI, 2010, pp. 198-209.
20. L. Benini, E. Flamand, D. Fuin, D. Melpignano, "P2012: Building an ecosystem for a scalable, modular and high-efficiency embedded computing accelerator," Proc. ACM/IEEE DATE, 2012, pp. 983-987.
21. A. Rahimi, I. Loi, M.R. Kakoee, L. Benini, "A Fully-Synthesizable Single-Cycle Interconnection Network for Shared-L1 Processor Clusters," Proc. ACM/IEEE DATE, 2011, pp. 1-6.
22. IEEE Computer Society (1985), IEEE Standard for Binary Floating-Point Arithmetic, IEEE Std 754, 1985.
23. M. S. Lau, et al. "Energy-Aware Probabilistic Multiplier: Design and Analysis", Proc. ACM/IEEE CASES, 2009, pp. 281-290.
24. M. A. Breuer, "Intelligible Test Techniques to Support Error-Tolerance", Proc. Asian Test Symp., 2004, pp. 386-393.
25. Barni, Mauro, "Document and image compression," CRC Press, May 2006, pp. 168-169.
26. H. Esmaeilzadeh, A. Sampson, L. Ceze, D. Burger, "Neural Acceler-ation for General-Purpose Approximate Programs," Proc. ACM/IEEE MICRO, 2012, pp. 449-460.
27. P. Burgio, et al., "OpenMP-based synergistic parallelization and HW acceleration for on-chip multi-core shared-memory clusters," Proc. ACM/IEEE DSD, 2012, pp. 751-758.
28. FloPoCo [Online]. Available: http://flopoco.gforge.inria.fr/
29. Prime Time® VX User Guide, June 2011.
30. TSMC 45nm standard cell library release note, Nov. 2009.
31. R. Kumar, V. Kursun, "Reversed Temperature-Dependent Propagation Delay Characteristics in Nanometer CMOS Circuits," IEEE Transactions on Circuits and Systems 53(10) (2006), pp.1078-1082.
32. E. Beigne, et al., "An Asynchronous Power Aware and Adaptive NoC Based Circuit," IEEE J. of Solid-State Circuits 44(4) (2009).
33. A. Rahimi, M. E. Salehi, S. Mohammadi, S. M. Fakhraie, "Low-energy GALS NoC with FIFO-monitoring dynamic voltage scaling," Microelectronics Journal 42(6) (2011), pp. 889-896.
34. W. Kim, D.M. Brooks, G. Wei, "A fully-integrated 3-level DC/DC converter for nanosecond-scale DVS with fast shunt regulation," Proc. IEEE ISSCC, 2011, pp.268-270.