ABACUS: A technique for automated behavioral synthesis of approximate computing circuits

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2014, Pages

  Nepal, Kumud ^a   Li, Yueting ^a   Bahar, R Iris ^a   Reda, Sherief ^a  

^a Brown University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ARTIFICIAL INTELLIGENCE; AUTOMATION; COMPUTER GRAPHICS; DESIGN; IMAGE PROCESSING; LEARNING SYSTEMS; MATHEMATICAL INSTRUMENTS; OPTIMAL SYSTEMS; STOCHASTIC SYSTEMS;

AUTOMATED SYNTHESIS; BEHAVIORAL DESCRIPTIONS; BEHAVIORAL SYNTHESIS; COMPUTING CIRCUITS; DIFFERENT DOMAINS; GREEDY APPROACHES; LOWER-POWER CONSUMPTION; SIGNAL AND IMAGE PROCESSING;

ITERATIVE METHODS;

EID: 84903831997     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.7873/DATE2014.374     Document Type: Conference Paper

References (20)

1. Y.-K. Chen, J. Chhugani, P. Dubey, C. Hughes, D. Kim, S. Kumar, V. Lee, A. Nguyen, and M. Smelyanskiy, "Convergence of Recognition, Mining, and Synthesis Workloads and its Implications," Proceedings of the IEEE, vol. 96, no. 5, pp. 790-807, 2008.
2. S. Chakradhar and A. Raghunathan, "Best-effort computing: Rethinking Parallel Software and Hardware," in DAC, 2010, pp. 865-870.
3. L. N. Chakrapani, K. K. Muntimadugu, A. Lingamneni, J. George, and K. V. Palem, "Highly Energy and Performance Efficient Embedded Computing through Approximately Correct Arithmetic: A mathematical Foundation and Preliminary Experimental Validation," in CASES, 2008, pp. 187-196.
4. V. Gupta, D. Mohapatra, S. P. Park, A. Raghunathan, and K. Roy, "Impact: Imprecise Adders for Low-power Approximate Computing," in ISLPED, 2011, pp. 409-414.
5. J. Huang and J. Lach, "Exploring the Fidelity-Efficiency Design Space using Imprecise Arithmetic," in DAC, 2011, pp. 579-584.
6. M. Choudhury and K. Mohanram, "Approximate Logic Circuits for Low Overhead, Non-intrusive Concurrent Error Detection," in DATE, 2008, pp. 903-908.
7. D. Shin and S. Gupta, "Approximate Logic Synthesis for Error Tolerant Applications," in DATE, 2010, pp. 957-960.
8. J. George, B. Marr, B. E. S. Akgul, and K. V. Palem, "Probabilistic Arithmetic and Energy Efficient Embedded Signal Processing," in CASES, 2006, pp. 158-168.
9. L. Leem, H. Cho, J. Bau, Q. Jacobson, and S. Mitra, "ERSA: Error Resilient System Architecture for probabilistic applications," in DATE, 2010, pp. 1560-1565.
10. A. Chandrakasan and R. Brodersen, "Minimizing Power Consumption in Digital CMOS Circuits," Proceedings of the IEEE, vol. 83, no. 4, pp. 498-523, 1995.
11. J. Huang, J. Lach, and G. Robins, "A Methodology for Energy-Quality Tradeoff using Imprecise Hardware," in DAC, 2012, pp. 504-509.
12. P. Albicocco, G. Cardarilli, A. Nannarelli, M. Petricca, and M. Re, "Imprecise Arithmetic for Low Power Image Processing," in Asilomar Conference on Signals, Systems and Computers, 2012, pp. 983-987.
13. V. Gupta, D. Mohapatra, A. Raghunathan, and K. Roy, "Low-power Digital Signal Processing using Approximate Adders," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 32, no. 1, pp. 124-137, 2013.
14. S. Venkataramani, A. Sabne, V. Kozhikkottu, K. Roy, and A. Raghunathan, "SALSA: Systematic Logic Synthesis of Approximate Circuits," DAC, 2012, pp. 796-801.
15. V. K. Chippa, D. Mohapatra, A. Raghunathan, K. Roy, and S. T. Chakradhar, "Scalable Effort Hardware Design: Exploiting Algorithmic Resilience for Energy Efficiency," in DAC, 2010, pp. 555-560.
16. W. Weimer, S. Forrest, C. Le Goues, and T. Nguyen, "Automatic Program Repair with Evolutionary Computation," ACM Communications, vol. 53, no. 5, pp. 109-116, May 2010.
17. S. S. Muchnick, Advanced Compiler Design &Implementation. Morgan Kaufmann, 2003.
18. P. Jamieson, K. B. Kent, F. Gharibian, and L. Shannon, "ODIN II-An Open-source Verilog HDL Synthesis Tool for CAD Research," in FCCM, 2010, pp. 149-156.
19. K. Nepal, O. Ulusel, R. I. Bahar, and S. Reda, "Fast Multi-objective Algorithmic Design Co-exploration for FPGA-based Accelerators," in FCCM, 2012, pp. 65-68.
20. K. Deb, S. Agrawal, A. Pratap, and T. Meyarivan, "A Fast Elitist Nondominated Sorting Genetic Algorithm for Multi-objective Optimization: NSGA-II." Springer, 2000, pp. 849-858.