On reconfiguration-oriented approximate adder design and its application

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2013, Pages 48-54

  Ye, Rong ^a   Wang, Ting ^a   Yuan, Feng ^a   Kumar, Rakesh ^b   Xu, Qiang ^a  

^a CHINESE UNIVERSITY OF HONG KONG   (Hong Kong)

^b University of Illinois at Urbana Champaign   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ADDER DESIGN; CIRCUIT DESIGNS; COMPUTATION QUALITY; COMPUTATIONAL EFFORT; DESIGN METHODOLOGY; ITS APPLICATIONS; RECONFIGURABLE; RUNTIMES;

COMPUTER AIDED DESIGN; INTEGRATED CIRCUIT MANUFACTURE;

ADDERS;

EID: 84893360544     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2013.6691096     Document Type: Conference Paper

References (22)

1. S. L. Lu, Speeding up processing with approximation circuits. In IEEE Computer, vol. 37, no. 3, pp. 67-73, Mar. 2004.
2. M. Breuer, Hardware that produces bounded rather than exact results. In Proc. IEEE/ACM Design Automation Conference (DAC), pp. 871-876, 2010.
3. S. T. Chakradhar, A. Raghunathan, Best-effort computing: re-thinking parallel software and hardware. In Proc. of IEEE/ACM Design Automation Conference (DAC), pp. 865-870, 2010.
4. S. Narayanan, J. Sartori, R. Kumar, D. Jones, Scalable Stochastic Processors. In Proc. IEEE/ACM Design, Automation and Test in Europe (DATE), pp. 335-338, 2010.
5. H. Hoffmann, S. Sidiroglou, M. Carbin, S. Misailovic, A. Agarwal, M. Rinard, Dynamic knobs for responsive power-aware computing. In Proc. International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), pp. 199-212, 2011.
6. L. Leem, C. Hyungmin, J. Bau, Q. A. Jacobson, S. Mitra, ERSA: Error Resilient System Architecture for probabilistic applications. In Proc. IEEE/ACM Design, Automation & Test in Europe (DATE), pp. 546-558, 2010.
7. R. Venkatesan, A. Agarwal, K. Roy, A. Raghunathan, MACACO: modeling and analysis of circuits for approximate computing. In Proc. IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pp. 667-673, 2011.
8. M. Dehbashi, G. Fey, K. Roy, A. Raghunathan, On Modeling and Evaluation of Logic Circuits Under Timing Variations. In Proc. Euromicro Conference on Digital System Design, pp. 431-436, 2012.
9. S. Venkataramani, A. Sabne, V. Kozhikkottu, K. Roy, A. Raghunathan, SALSA: systematic logic synthesis of approximate circuits. In Proc. IEEE/ACM Design Automation Conference (DAC), pp. 796-801, 2012.
10. N. Zhu, W. L. Goh, W. Zhang, K. S. Yeo, Z. H. Kong, Design of Low-Power High-Speed Truncation-Error-Tolerant Adder and Its Application in Digital Signal Processing. In IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 18, no. 8, pp. 1225-1229, Aug. 2010.
11. V. Gupta, D. Mohapatra, S. P. Park, A. Raghunathan, K. Roy, IMPACT: imprecise adders for low-power approximate computing. In Proc. IEEE/ACM International Symposium on Low-Power Electronics and Design (ISLPED), pp. 409-414, 2011.
12. J. Miao, K. He, A. Gerstlauer, M. Orshansky, Modeling and Synthesis of Quality-Energy Optimal for Approximate Adder. In Proc. IEEE/ACM International Conference on Computer-Aided Design, pp. 728-735, 2012.
13. K. Du, P. Varman, K. Mohanram, High performance reliable variable latency carry select addition. In Proc. IEEE/ACM Design, Automation Test in Europe (DATE), pp. 1257-1262, 2012.
14. P. Kulkarni, P. Gupta, M. Ercegovac, Trading Accuracy for Power with an Underdesigned Multiplier Architecture. In Proc. IEEE International Conference on VLSI Design, pp. 346-351, Jan. 2011.
15. V. Chippa, A. Raghunathan, K. Roy, S. Chakradhar, Dynamic effort scaling: Managing the quality-efficiency tradeoff. In Proc. IEEE/ACM Design Automation Conference (DAC), pp. 603-608, June 2011.
16. V. K. Chippa, D. Mohapatra, A. Raghunathan, K. Roy, S. T. Chakradhar, Scalable effort hardware design: exploiting algorithmic resilience for energy efficiency. In Proc. IEEE/ACM Design Automation Conference (DAC), pp. 555-560, 2010.
17. A. B. Kahng, S. Kang, Accuracy-configurable adder for approximate arithmetic designs. In Proc. IEEE/ACM Design Automation Conference (DAC), pp. 820-825, 2012.
18. S. Yu; E. E. Swartziander Jr., DCT implementation with distributed arithmetic. In IEEE Transactions on Computers, vol. 50, no. 9, pp. 985-991, Sep. 2001. (Pubitemid 32981675)
19. M. T. Sun, T. C. Chen, A. M. Gottlieb, VLSI implementation of a 16×16 discrete cosine transform. In IEEE Transactions on Circuits and Systems, vol. 36, no. 4, pp. 610-617, Apr. 1989.
20. D. Gong, Y. He, Z. Gao, New cost-effective VLSI implementation of a 2-D Discrete Cosine Transform and Its Inverse. In IEEE Transactions on Circuits and Systems for Video Technology, vol. 14, pp. 405-415, 2004.
21. A. B. Watson, DCT quantization matrices visually optimized for individual images. In Proc. SPIE Conf. Human Vision, Visual Processing and Digital Display IV, pp. 202-216, 1993.
22. A. B. Kahng, S. Kang, R. Kumar, J. Sartori, Designing a processor from the ground up to allow voltage/reliability tradeoffs. In Proc. IEEE International Symposium on High Performance Computer Architecture (HPCA), pp. 1-11, Jan. 2010.