Relax-and-retime: A methodology for energy-efficient recovery based design

Proceedings - Design Automation Conference

Volumn , Issue , 2013, Pages

  Ramasubramanian, Shankar Ganesh ^a   Venkataramani, Swagath ^a   Parandhaman, Adithya ^a   Raghunathan, Anand ^a  

^a Purdue University   (United States)

Author keywords

Low power design; Recovery based design; Retiming

Indexed keywords

ARITHMETIC CIRCUIT; COMBINATIONAL LOGIC; LOW-POWER DESIGN; RETIMING; SEQUENTIAL OPTIMIZATION; SEQUENTIAL STRUCTURE; SYNTHESIS METHODOLOGY; VOLTAGE OVERSCALING;

COMPUTER AIDED DESIGN; ELECTRIC POWER SUPPLIES TO APPARATUS; ENERGY EFFICIENCY; ERRORS; OPTIMIZATION; RECOVERY;

TIMING CIRCUITS;

EID: 84879850365     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2463209.2488871     Document Type: Conference Paper

References (20)

1. D. Ernst et al. Razor: A low-power pipeline based on circuit-level timing speculation. In Proc. MICRO, pages 7-18, Dec. 2003.
2. K. Bowman et al. Circuit techniques for dynamic variation tolerance. In Proc. DAC, pages 4-7, June 2009.
3. J. Patel. CMOS Process Variations: A Critical Operation Point Hypothesis. Online Presentation. June 2008.
4. L. Wan and D. Chen. Dynatune: Circuit-level optimization for timing speculation considering dynamic path behavior. In Proc. ICCAD, pages 172 -179, Nov. 2009.
5. B.Greskamp et al. Blueshift: Designing processors for timing speculation from the ground up. In Proc. HPCA, pages 213 -224, Feb. 2009.
6. A.B. Kahng, S. Kang, R. Kumar, and J. Sartori. Slack redistribution for graceful degradation under voltage overscaling. In Proc. ASP-DAC, pages 825 -831, Jan. 2010.
7. Yuxi Liu et al. On the logic Synthesis for Timing Speculation. In Proc. ICCAD, Nov. 2012.
8. Lu Wan and Deming Chen. CCP: Common case promotion for improved timing error resilience with energy eficiency. In Proc. ISLPED, pages 135-140, July 2012.
9. Charles E. Leiserson and James B. Saxe. Retiming synchronous circuitry. Algorithmica, 6(1):5-35, 1991.
10. J. Monteiro et al. Retiming sequential circuits for low power. In Proc. ICCAD, pages 398-402, Nov. 1993.
11. S.T. Chakradhar and S. Dey. Resynthesis and retiming for optimum partial scan. In Proc. DAC, pages 87-93, June 1994.
12. Yuxi Liu, Feng Yuan, and Qiang Xu. Re-synthesis for cost-eficient circuit-level timing speculation. In Proc. DAC, pages 158-163, June 2011.
13. V. Kozhikkottu et al. Recovery-based design for variation-tolerant SoCs. In Proc. DAC, pages 826 -833, June 2012.
14. M.S. Gupta, J.A. Rivers, P. Bose, G. Wei, and D. Brooks. Tribeca: Design for PVT variations with local recovery and fine-grained adaptation. In Proc. MICRO, pages 435 -446, Dec. 2009.
15. D. Blaauw. et al. Razor II: In Situ Error Detection and Correction for PVT and SER Tolerance. In Proc. ISSCC, pages 400 -622, Feb. 2008.
16. Chia-Hsiang Chen et al. A confidence-driven model for error-resilient computing. In Proc. DATE, March 2011.
17. S. Sarangi et al. EVAL: Utilizing processors with variation- induced timing errors. In Proc. MICRO, pages 423-434, Dec. 2008.
18. Design Compiler Ultra. Synopsys Inc.
19. Calibre. Mentor Graphics Inc.
20. Nanosim. Synopsys Inc.