Design of voltage-scalable meta-functions for approximate computing

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2011, Pages 950-955

  Mohapatra, Debabrata ^a   Chippa, Vinay K ^a   Raghunathan, Anand ^a   Roy, Kaushik ^a  

^a Purdue University   (United States)

Author keywords

Approximate Computing; Low Power Design; Meta functions; Voltage Over scaling

Indexed keywords

APPLICATION DOMAINS; APPLICATION LEVEL; APPROXIMATE COMPUTING; BASELINE COUNTERPARTS; COMPUTATIONAL KERNELS; COMPUTING TECHNIQUES; DATA PATHS; DELAY BUDGETING; DESIGN TECHNIQUE; DYNAMIC SEGMENTATION; ERROR RATE; HARDWARE IMPLEMENTATIONS; K-MEANS; LOW-POWER DESIGN; META-FUNCTIONS; MULTI-CYCLE; NET EFFECT; SYSTEM LEVEL SIMULATION; TRANSISTOR-LEVEL SIMULATION; UNDER VOLTAGE; VOLTAGE OVER-SCALING;

BUDGET CONTROL; ELECTRIC POWER SUPPLIES TO APPARATUS; ERROR COMPENSATION; HARDWARE; MOTION ESTIMATION;

DESIGN;

EID: 79957536506     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (16)

1. Rajamohana Hegde and Naresh R. Shanbhag. Energy-efficient signal processing via algorithmic noise-tolerance. In Proc. Int. Symp. on Low Power Electronics and Design, pages 30-35, 1999.
2. J. Bau et al. Error resilient system architecture (ERSA) for probabilistic applications. In 3rd Wkshp. on System Effects of Logic Soft Errors (SELSE), April 2007.
3. Debabrata Mohapatra et al,. Significance driven computation: A voltage-scalable, variation-aware, quality-tuning motion estimator. In ISLPED, Aug. 2009.
4. Krishna V. Palem. Energy aware algorithm design via probabilistic computing: From algorithms and models to Moore's law and novel (semiconductor) devices. In Proc. CASES, pages 113-116, 2003.
5. D. Ernst et al. Razor: Circuit-level correction of timing errors for low-power operation. IEEE Micro, 24(6):10-20, 2004.
6. Swaroop Ghosh, Swarup Bhunia, and Kaushik Roy. Crista: A new paradigm for low-power, variation-tolerant, and adaptive circuit synthesis using critical path isolation. IEEE Trans. on CAD, 26(11):1947-1956, 2007.
7. Andrew B. Kahng, Seokhyeong Kang, Rakesh Kumar, and John Sartori. Slack redistribution for graceful degradation under voltage overscaling. In Proc. Asia and South Pacific Design Automation Conference, pages 825 -831, Jan. 2010.
8. Nilanjan Banerjee, Georgios Karakonstantis, and Kaushik Roy. Process variation tolerant low power DCT architecture. In DATE, April 2007.
9. MPEG Standard. www.mpeg.org.
10. Vladimir N. Vapnik. The nature of statistical learning theory. Springer- Verlag New York, Inc., New York, NY, USA, 1995.
11. J. B. MacQueen. Some methods for classification and analysis of multivariate observations. In Proceedings of 5th Berkeley Symposium on Mathematical Statistics and Probability, pages 281-297, 1967.
12. J. Rabaey, A. Chandrakasan, and B. Nikolic. Digital Integrated Circuits. Prentice-Hall, Inc., New York, NY, USA, 2003.
13. MiLDe Machine Learning Toolkit. www.nec-labs.com.
14. Yann Lecun and Corinna Cortes. The MNIST database of handwritten digits.
15. C. Ranger et al. Evaluating mapreduce for multi-core and multiprocessor systems. In Proc. Int. Symp. High Performance Computer Architecture, pages 13-24, 2007.
16. A. Asuncion and D. J. Newman. UCI machine learning repository, 2007.