Worst-case communication time analysis of networks-on-chip with shared virtual channels

Proceedings -Design, Automation and Test in Europe, DATE

Volumn 2015-April, Issue , 2015, Pages 537-542

  Rambo, Eberle A ^a   Ernst, Rolf ^a  

^a TECHNICAL UNIVERSITY OF BRAUNSCHWEIG   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER ARCHITECTURE; INTERACTIVE COMPUTER SYSTEMS; NETWORK-ON-CHIP;

COMMUNICATION ANALYSIS; COMMUNICATION TIME; COMPOSITIONAL PERFORMANCE ANALYSIS; MANY-CORE ARCHITECTURE; NETWORK-ON-CHIP(NOC); REAL-TIME APPLICATION; TIMING REQUIREMENTS; WORST-CASE BEHAVIORS;

REAL TIME SYSTEMS;

EID: 84945958987     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.7873/date.2015.0023     Document Type: Conference Paper

References (23)

1. J. Diemer, J. Rox, M. Negrean, S. Stein, and R. Ernst, Real-Time Communication Analysis for Networks with Two-Stage Arbitration, in EMSOFT'11, October 2011
2. R. Marculescu, U. Ogras, L. Peh, N. Jerger, and Y. Hoskote, Outstanding Research Problems in NoC Design: System, Microarchitecture, and Circuit Perspectives, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 28, no. 1, p. 3, 2009
3. S. Han, K. Kang, and J. Ryu, Determination of delay bound over multi-hop real-time switches with virtual output queuing, in Advanced Information Networking and Applications (AINA), 2014 IEEE 28th International Conference on, May 2014, pp. 892-898
4. S. Lee, Real-time wormhole channels, Journal of Parallel and Distributed Computing, vol. 63, no. 3, pp. 299-311, 2003
5. B. Kim, J. Kim, S. Hong, and S. Lee, A real-time communication method for wormhole switching networks, Parallel and Distributed Systems, IEEE Transactions on, vol. 13, no. 12, 2002
6. L. Benini and G. De Micheli, Powering networks on chips: Energyefficient and reliable interconnect design for SoCs, in Proceedings of the 14th International Symposium on Systems Synthesis, ser. ISSS '01. New York, NY, USA: ACM, 2001, pp. 33-38
7. K. Goossens, J. Dielissen, and A. Rədulescu, Athereal Network on Chip: Concepts, Architectures, and Implementations, IEEE DESIGN &TEST, vol. 22, no. 5, pp. 414-421, 2005
8. Q. Wang, S. Gopalakrishnan, X. Liu, and L. Sha, A switch design for real-time industrial networks, in Real-Time and Embedded Technology and Applications Symposium, 2008. RTAS '08. IEEE, 2008
9. E. Bolotin, I. Cidon, R. Ginosar, and A. Kolodny, QNoC: QoS Architecture and Design Process for Network on Chip, J. Syst. Archit., vol. 50, no. 2-3, pp. 105-128, 2004
10. J. Lee, M. C. Ng, and K. Asanovic, Globally-Synchronized Frames for Guaranteed Quality-of-Service in On-Chip Networks, in ISCA, 2008
11. Z. Shi and A. Burns, Real-time communication analysis for on-chip networks with wormhole switching, in Proceedings of the Second ACM/IEEE International Symposium on Networks-on-Chip. Washington, DC, USA: IEEE Computer Society, 2008, pp. 161-170
12. Y. Qian, Z. Lu, and W. Dou, Analysis of worst-case delay bounds for best-effort communication in wormhole networks on chip, in Networkson-Chip, 2009. NoCS 2009. 3rd ACM/IEEE International Symposium on, May 2009, pp. 44-53
13. Analysis of worst-case delay bounds for on-chip packet-switching networks, Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol. 29, no. 5, pp. 802-815, May 2010
14. S. Gopalakrishnan, M. Caccamo, and L. Sha, Switch scheduling and network design for real-time systems, in IEEE Real-Time and Embedded Technology and Applications Symposium, vol. 0. Los Alamitos, CA, USA: IEEE Computer Society, 2006, pp. 289-300
15. N. McKeown, The iSLIP scheduling algorithm for input-queued switches, IEEE/ACM Transactions on Networking (TON), vol. 7, no. 2, pp. 188-201, 1999
16. R. Henia, A. Hamann, M. Jersak, R. Racu, K. Richter, and R. Ernst, System Level Performance Analysis\-The SymTA/S Approach, IEE Proceedings-Computers and Digital Techniques, vol. 152, no. 2, 2005
17. A. Kostrzewa, S. Tobuschat, P. Axer, and R. Ernst, Supervised sharing of virtual channels in networks-on-chip, in In Proc. of SIES, 2014
18. T. Kranich and M. Berekovic, NoC switch with credit based guaranteed service support qualified for GALS systems, in 13th Euromicro Conference on Digital System Design. CPS, 2010
19. J. Diemer, P. Axer, and R. Ernst, Compositional performance analysis in python with PyCPA, Proc. of WATERS, 2012
20. K. Tindell, A. Burns, and A. Wellings, An extendible approach for analyzing fixed priority hard real-time tasks, Real-Time Systems, vol. 6, no. 2, 1994
21. J. Diemer, D. Thiele, and R. Ernst, Formal worst-case timing analysis of Ethernet topologies with strict-priority and AVB switching, in Industrial Embedded Systems (SIES), 2012 7th IEEE International Symposium on, June 2012, pp. 1-10
22. A. Varga et al., The OMNeT++ discrete event simulation system, in Proceedings of the European Simulation Multiconference (ESM2001), vol. 9, 2001, p. 185
23. Y. Ben-Itzhak, E. Zahavi, I. Cidon et al., HNOCS: modular open-source simulator for heterogeneous NoCs, in Embedded Computer Systems (SAMOS), 2012 International Conference on. IEEE, 2012, pp. 51-57