NoC switch with credit based guaranteed service support qualified for GALS systems

Proceedings - 13th Euromicro Conference on Digital System Design: Architectures, Methods and Tools, DSD 2010

Volumn , Issue , 2010, Pages 53-59

  Kranich, Tim ^a   Berekovic, Mladen ^a  

^a TECHNICAL UNIVERSITY OF BRAUNSCHWEIG   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

65NM TECHNOLOGY; AREA OVERHEAD; CHANNEL THROUGHPUT; CLOCK FREQUENCY; CONTROL UNIT; DESIGN COMPLEXITY; GALS SYSTEMS; GUARANTEED SERVICE; MESOCHRONOUS; NOC SWITCH; RUNTIMES; SERVICE CONFIGURATION; SERVICE GUARANTEES; SYNCHRONOUS SYSTEM; WORMHOLE SWITCHES;

DESIGN; SYSTEMS ANALYSIS;

ARCHITECTURE;

EID: 78649874524     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DSD.2010.30     Document Type: Conference Paper

References (11)

1. Goiovanni De Micheli and Luca Benini. Networks on Chips. Morgan Kaufmann, 2006.
2. Tobias Bjerregaard and Shankar Mahadevan. A survey of research and practices of network-on-chip. ACM Comput. Surv., 38(1):51, 2006.
3. W.J. Dally and B. Towles. Route packets, not wires: on-chip interconnection networks. In Proc. Design Automation Conference, pages 684-689, 2001.
4. Arteris. A comparison of Network-on-Chip and Busses. Arteris - The Network - on - Chip Company, 2005.
5. GALS System Design: Side Channel Attack Secure Cryptographic Accelerators. PhD thesis, ETH Zuerich, 2006.
6. E. Rijpkema, K. G. W. Goossens, A. Radulescu, J. Dielissen, J. van Meerbergen, P. Wielage, and E. Waterlander. Trade offs in the design of a router with both guaranteed and best-effort services for networks on chip. In DATE'03: Proceedings of the conference on Design, Automation and Test in Europe, page 10350. IEEE Computer Society, Washington, DC, USA, 2003.
7. M. Millberg, E. Nilsson, R. Thid, and A. Jantsch. Guaranteed bandwidth using looped containers in temporally disjoint networks within the nostrum network on chip. Design, Automation and Test in Europe Conference and Exhibition, 2004. Proceedings, 2:890-895 Vol.2, Feb. 2004.
8. T. Bjerregaard and J. Sparso. A router architecture for connection-oriented service guarantees in the mango clockless network-on-chip. Design, Automation and Test in Europe, 2005. Proceedings, pages 1226-1231 Vol. 2, March 2005.
9. Rostislav (Reuven) Dobkin, Ran Ginosar, and Avinoam Kolodny. Qnoc asynchronous router. Integr. VLSI J., 42(2):103-115, 2009.
10. Andreas Hansson, Mahesh Subburaman, and Kees Goossens. aelite: A flit-synchronous network on chip with composable and predictable services. In In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE), 2009.
11. M.G. Hluchyj and M.J. Karol. Queueing in high-performance packet switching. Selected Areas in Communications, IEEE Journal on, 6(9):1587-1597, Dec 1988.