Real-time communication analysis for networks with two-stage arbitration

Embedded Systems Week 2011, ESWEEK 2011 - Proceedings of the 9th ACM International Conference on Embedded Software, EMSOFT'11

Volumn , Issue , 2011, Pages 243-252

  Diemer, Jonas ^a   Rox, Jonas ^a   Negrean, Mircea ^a   Stein, Steffen ^a   Ernst, Rolf ^a  

^a TECHNICAL UNIVERSITY OF BRAUNSCHWEIG   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

ANALYSIS SOLUTION; CURRENT ANALYSIS; INDIVIDUAL TRAFFIC; MULTI-STAGE; NONSYMMETRIC; ON CHIPS; REAL-TIME COMMUNICATION; SCHEDULABILITY ANALYSIS; SCHEDULING ANALYSIS; SHARED RESOURCES; TWO STAGE;

EMBEDDED SOFTWARE; EMBEDDED SYSTEMS;

REAL TIME SYSTEMS;

EID: 80455129094     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2038642.2038680     Document Type: Conference Paper

References (34)

1. T. Bjerregaard. The MANGO Clockless Network-on-Chip: Concepts and Implementation. PhD thesis, IMM, Danmarks Tekniske Universitet, 2005.
2. E. Bolotin, I. Cidon, R. Ginosar, and A. Kolodny. QNoC: QoS Architecture and Design Process for Network on Chip. J. Syst. Archit., 50(2-3):105-128, 2004.
3. W. Dally. Principles and Practices of Interconnection Networks. Morgan Kaufmann, 2004.
4. J. Diemer and R. Ernst. Back Suction: Service Guarantees for Latency-Sensitive On-Chip Networks. In NOCS, 2010.
5. J. Draper and J. Ghosh. A comprehensive analytical model for wormhole routing in multicomputer systems. Journal of Parallel and Distributed Computing, 23(2):202-214, 1994.
6. M. A. A. Faruque, G. Weiss, and J. Henkel. Bounded Arbitration Algorithm for QoS-Supported On-chip Communication. In CODES+ISSS'06, 2006.
7. K. Goossens, J. Dielissen, and A. Rǎdulescu. æthereal Network on Chip: Concepts, Architectures, and Implementations. IEEE DESIGN & TEST, 22(5):414-421, 2005. (Pubitemid 41522729)
8. S. Gopalakrishnan, M. Caccamo, and L. Sha. Switch scheduling and network design for real-time systems. In RTAS'06, 2006.
9. A. Hansson, K. Goossens, and A. Rǎdulescu. A unified approach to constrained mapping and routing on network-on-chip architectures. In CODES+ISSS'05. ACM New York, NY, USA, 2005.
10. R. Henia, A. Hamann, M. Jersak, R. Racu, K. Richter, and R. Ernst. System Level Performance Analysis-the SymTA/S Approach. IEE Proceedings-Computers and Digital Techniques, 152(2):148-166, 2005. (Pubitemid 40718622)
11. P. Hu and L. Kleinrock. An analytical model for wormhole routing with finite size input buffers. In ITC-15, 1997.
12. B. Kim, J. Kim, S. Hong, and S. Lee. A real-time communication method for wormhole switching networks. Parallel and Distributed Systems, IEEE Transactions on, 13(12):1261-1274, 2002.
13. T. Kranich and M. Berekovic. NoC switch with credit based guaranteed service support qualified for GALS systems. In DSD'10. CPS, 2010.
14. J. Le Boudec and P. Thiran. Network Calculus: A Theory of Deterministic Queuing Systems for the Internet. Springer, 2001.
15. J. Lee, M. C. Ng, and K. Asanovic. Globally-Synchronized Frames for Guaranteed Quality-of-Service in On-Chip Networks. In ISCA'08, 2008.
16. S. Lee. Real-time wormhole channels. Journal of Parallel and Distributed Computing, 63(3):299-311, 2003. (Pubitemid 36668277)
17. J. Lehoczky. Fixed priority scheduling of periodic task sets with arbitrary deadlines. In RTSS'90, 1990.
18. R. Marculescu, U. Ogras, L. Peh, N. Jerger, and Y. Hoskote. Outstanding Research Problems in NoC Design: System, Microarchitecture, and Circuit Perspectives. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 28(1):3, 2009.
19. T. M. Marescaux. Mapping and Management of Communication Services on MP-SoC Platforms. PhD thesis, Technische Universiteit Eindhoven, 2007.
20. N. McKeown. The iSLIP scheduling algorithm for input-queued switches. IEEE/ACM Transactions on Networking (TON), 7(2):188-201, 1999.
21. M. Millberg, E. Nilsson, R. Thid, and A. Jantsch. Guaranteed Bandwidth using Looped Containers in Temporally Disjoint Networks within the Nostrum Network on Chip. In DATE'04, 2004.
22. M. Negrean, S. Schliecker, and R. Ernst. Response-time analysis of arbitrarily activated tasks in multiprocessor systems with shared resources. In DATE'09, 2009.
23. U. Ogras and R. Marculescu. Analytical router modeling for networks-on-chip performance analysis. In DATE'07, 2007.
24. R. Racu, L. Li, R. Henia, A. Hamann, and R. Ernst. Improved response time analysis of tasks scheduled under preemptive round-robin. In CODES+ISSS'07, 2007.
25. D. Rahmati, S. Murali, L. Benini, F. Angiolini, G. De Micheli, and H. Sarbazi-Azad. A method for calculating hard QoS guarantees for Networks-on-Chip. In ICCAD'09, 2009.
26. S. Schliecker and R. Ernst. A Recursive Approach to End-To-End Path Latency Computation in Heterogeneous Multiprocessor Systems. In CODES-ISSS'09. ACM, 2009.
27. S. Schliecker, M. Negrean, and R. Ernst. Response Time Analysis in Multicore ECUs with Shared Resources. IEEE Transactions on Industrial Informatics, 5(4):402-413, 2009.
28. S. Schliecker, J. Rox, M. Ivers, and R. Ernst. Providing Accurate Event Models for the Analysis of Heterogeneous Multiprocessor Systems. In CODES-ISSS'08, 2008.
29. Z. Shi and A. Burns. Real-time communication analysis for on-chip networks with wormhole switching. In NOCS, 2008.
30. Y. Tamir and H. Chi. Symmetric crossbar arbiters for VLSI communication switches. IEEE Transactions on Parallel and Distributed Systems, 4:13-27, 1993.
31. L. Thiele, S. Chakraborty, and M. Naedele. Real-time calculus for scheduling hard real-time systems. In ISCAS'00, volume 4. IEEE, 2000.
32. K. Tindell, A. Burns, and A. Wellings. An extendible approach for analyzing fixed priority hard real-time tasks. Real-Time Systems, 6(2):133-151, 1994.
33. K. Tindell and J. Clark. Holistic schedulability analysis for distributed hard real-time systems. Microprocessing and microprogramming, 40(2-3):117-134, 1994.
34. Q. Wang, S. Gopalakrishnan, X. Liu, and L. Sha. A Switch Design for Real-Time Industrial Networks. In RTAS'08. Citeseer, 2008.