Switch scheduling and network design for real-time systems

Proceedings of the IEEE Real-Time and Embedded Technology and Applications Symposium, RTAS

Volumn 2006, Issue , 2006, Pages 289-300

  Gopalakrishnan, Sathish ^a   Caccamo, Marco ^a   Sha, Lui ^a  

^a University of Illinois at Urbana Champaign   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

LOW-COST NETWORKS; MESSAGE TRANSFER; NETWORK DESIGN; SCHEDULING ALGORITHMS; SWITCHING ALGORITHMS;

ALGORITHMS; BANDWIDTH; COMMUNICATION; COST ACCOUNTING; DATA TRANSFER; DESIGN; HEURISTIC METHODS; SCHEDULING;

REAL TIME SYSTEMS;

EID: 33749594229     PISSN: 15453421     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/RTAS.2006.42     Document Type: Conference Paper

References (36)

1. M-series platform datasheet. Juniper Networks, Sunnyvale, California. Available online: http://www.juniper.net/products/mseries/100042.html.
2. Performing Internet routing and switching at Gigabit speeds. GSR 12000 Technical Product Description, Cisco Systems, San Jose, California. Available online: http://www.cisco.com/warp/public/733/12000/index.shtml
3. Issues on large network design. Network Analysis Corporation, ARPA Report, 1974.
4. Avionics architecture definition, version 1.0. Joint Advanced Strike Technology Program, 1994.
5. ATMS2000: 5 Gb/sec switch engine chipset. MMC Networks, Sunnyvale, California, 1996. Available online: http://mmcnet.com/Solutions/ATMS2000.asp.
6. AJMONE MARSAN, M., BIANCO, A., LEONARDI, E., AND MILIA, L. RPA: A flexible scheduling algorithm for input buffered switches. IEEE Transactions on Communication 47, 12 (Dec. 1999), 1921-1933.
7. ALVAREZ, G., BOROWSKY, E., Go, S., ROMER, T., BECKER-SZENDY, R., GOLDING, R., MERCHANT, A., SPASOJEVIC, M., VEITICH, A., AND WILKES, J. Minerva: an automated resource provisioning tool for large-scale storage systems. ACM Transactions on Computer Systems 19, 4 (Nov. 2001), 483-518.
8. ANDREWS, M., AND ZHANG, L. The access network design problem. In Proceedings of the Annual Symposium on Foundations of Computer Science (Nov. 2003), pp. 40-49.
9. CHUANG, S.-T., GOEL, A., MCKEOWN, N., AND PRABHAKAR, B. Matching output queueing with a combined input output queued switch. IEEE Journal on Selected Areas in Communication 17, 6 (Dec. 1999), 1030-1039.
10. CISCO SYSTEMS, INC., SAN JOSE, CALIFORNIA. Cisco MDS 9000 Multilayer Switches Reference Guide, 2005. http://www.cisco.com/.
11. CRUZ, R. L. A calculus for network delay, part I: Network elements in isolation. IEEE Transactions on Information Theory 37, 1 (Jan. 1991), 114-131.
12. CRUZ, R. L. A calculus for network delay, part II: Network analysis. IEEE Transactions on Information Theory 37, 1 (Jan. 1991), 132-141.
13. FRANK, H., FRISCH, I., CHOU, W., AND SLYKE, R. Optimal design of centralized computer networks. Networks 1 (1971), 43-57.
14. GAREY, M. R., AND JOHNSON, D. S. Computers and intractability: a guide to the theory of NP-completeness. W. H. Freeman, 1979.
15. GERLA, M., AND KLEINROCK, L. On the topological design of distributed computer networks. IEEE Transactions on Communication 25 (1977), 48-60.
16. KAROL, M., HLUCHYJ, M., AND MORGAN, S. Input versus output queueing on a space division switch. IEEE Transactions on Communication, 12 (Dec. 1987), 1347-1356.
17. KESLASSY, I., ZHANG-SHEN, R., AND MCKEOWN, N. Maximum size matching is unstable for any packet switch. IEEE Communication Letters 7, 10 (Oct. 2003), 496-498.
18. LEONARDI, E., MELLIA, M., NERI, F., AND AJMONE MARSAN, M. Bounds on delays and queue lengths in input-queued switches. Journal of the ACM 50, 4 (July 2003), 520-550.
19. LI, C., RAHA, A., AND ZHAO, W. Stability in ATM networks. In Proceedings of IEEE Infocom (1997).
20. MCKEOWN, N. iSLIP: A scheduling algorithm for input-queued switches. IEEE Transactions on Networking 7, 2 (Apr. 1999).
21. MCKEOWN, N., IZZARD, M., MEKKITTIKUL, A., ELLERSICK, B., AND HOROWITZ, M. The Tiny Tera: a small high-bandwidth packet switch core. In Proceedings of Hot Interconnects IV (Aug. 1996), pp. 161-173.
22. MCKEOWN, N., AND MEKKITTIKUL, A. A practical scheduling algorithm to achieve 100% throughput in input-queued switches. In Proceedings of IEEE Infocom (1998), pp. 792-799.
23. MCKEOWN, N., MEKKITTIKUL, A., ANANTHARAM, V., AND WALRAND, J. Achieving 100% throughput in an input-queued switch. IEEE Transactions on Communications 47, 8 (Aug. 1999), 1260-1272.
24. QIAO, W., AND NI, L. Network planning and tuning in switch-based LANs. In Proceedings of the International Conference on Parallel Processing (1998), pp. 287-294.
25. REXFORD, J., HALL, J., AND SHIN, K. G. A router architecture for real-time communication in multicomputer networks. IEEE Transactions on Computers 47, 10 (Oct1998), 1215-1227.
26. RIDDEL, D. Infiniband as an avionics net: a proposal. COTS Journal (Oct. 2003), 85-89.
27. SHA, L., RAJKUMAR, R., AND LEHOCZKY, J. P. Real-time scheduling support in Futurebus+. In Proceedings of the IEEE Real-Time Systems Symposium (1990), pp. 331-340.
28. SHAH, D., AND KOPIKARE, M. Delay bounds for approximate maximum weight matching algorithms for input queued switches. In Proceedings of IEEE Infocom (2002), pp. 1024-1031.
29. SPANGLER, T. HP moves hard on Cisco. Byte and Switch, June 2003. Available online: http://www.byteandswitch.com/document.asp?doc_id=35013.
30. STACEY, C., EYERS, T., AND ANIDO, G. A concave link elimination (CLE) procedure and lower bound for concave topology, capacity and flow assignment network design problems. Telecommunication Systems 13 (2000), 351-371.
31. STEIGLITZ, K., WEINER, P., AND KLEITMAN, D. J. The design of minimum cost survivable networks. IEEE Transactions on Circuit Theory (Nov. 1969), 455-460.
32. TARJAN, R. E. Data structures and network algorithms. Society for Industrial and Applied Mathematics, 1983.
33. WARD, J., O'SULLIVAN, M., SHAHOUMIAN, T., AND WILKES, J. Appia: automatic storage area network design. In Proceedings of the Conference on File and Storage Technologies (Jan. 2002), pp. 203-217.
34. WOLF, W. Object-oriented cosynthesis of distributed embedded systems. ACM Transactions on Design Automation of Electronic Systems 1, 3 (July 1996), 301-314.
35. WOLF, W. Readings in hardware/software co-design. The Morgan Kaufmann Systems On Silicon Series. Kluwer Academic Publishers, 2001, ch. An architectural co-synthesis algorithm for distributed, embedded computing systems, pp. 338-349.
36. YAGED, B. Minimum cost routing for static network models. Networks 1 (1911), 139-172.