Analysis of worst-case delay bounds for best-effort communication in wormhole networks on chip

Proceedings - 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip, NoCS 2009

Volumn , Issue , 2009, Pages 44-53

  Qian, Yue ^a   Lu, Zhonghai ^b   Dou, Wenhua ^a  

^a NATIONAL UNIVERSITY OF DEFENSE TECHNOLOGY   (China)

^b ROYAL INSTITUTE OF TECHNOLOGY   (Sweden)

Author keywords

[No Author keywords available]

Indexed keywords

ANALYSIS MODELS; BEST-EFFORT COMMUNICATION; BUFFER SHARING; COMMUNICATION DELAYS; CREDIT-BASED FLOW CONTROL; CYCLIC DEPENDENCIES; DELAY BOUND; EFFECTIVE COMMUNICATION; LINK-SHARING; NETWORK CALCULUS; NETWORK CONTENTION; PACKET SWITCHED NETWORK; RESOURCE SHARING; SERVICE ANALYSIS; SHARING ANALYSIS; THEORETICAL BOUNDS; TREE MODELS; WORMHOLE NETWORKS;

BIOLOGICAL MATERIALS; COMMUNICATION SYSTEMS; ELECTRIC NETWORK TOPOLOGY; FLOW CONTROL; INTERCONNECTION NETWORKS; MICROPROCESSOR CHIPS; ROUTERS; TELECOMMUNICATION NETWORKS;

SWITCHING CIRCUITS;

EID: 70349820803     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/NOCS.2009.5071444     Document Type: Conference Paper

References (11)

1. SoCLib simulation environment. On-line, available at https://www.soclib. fr/.
2. T. Bjerregaard and S. Mahadevan. A survey of research and practices of network-on-chip. ACM Computing Survey, 38(1): 1-54, 2006.
3. C. Chang. Performance Guarantees in Communication Networks. Springer-Verlag, 2000.
4. K. Goossens, J. Dielissen, and A. Rǎdulescu. The Áthereal network on chip: Concepts, architectures, and implementations. IEEE Design and Test of Computers, 22(5):21-31, Sept-Oct 2005.
5. J.-Y. Le Boudec and P. Thiran. Network Calculus: A Theory of Deterministic Queuing Systems for the Internet. Number 2050 in LNCS, 2004.
6. L. Lenzini, L. Martorini, E. Mingozzi, and G. Stea. Tight end-to-end per-flow delay bounds in fifo multiplexing sink-tree networks. Perform. Eval, 63(9-10):956-987, 2006.
7. Z. Lu and A. Jantsch. TDM virtual-circuit configuration for network-on-chip. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 16(8): 1021-1034, 2008.
8. Z. Lu, A. Jantsch, and I. Sander. Feasibility analysis of messages for on-chip networks using wormhole routing. In Proceedings of the Asia and South Pacific Design Automation Conference (AS-PDAC'05), January 2005.
9. J. Ostermann, J. Bormans, P. List, D. Marpe, M. Narroschke, R. Pereira, T. Stockhammer, and T. Wedi. Video coding with h.264/avc: Tools, performance and complexity. IEEE Circuits and Systems Magazine, 4(1), 2004.
10. Y. Qian, Z. Lu, and W. Dou. Analysis of communication delay bounds for network on chips. In Proceedings of 14th Asia and South Pacific Design Automation Conference, Jan. 2009.
11. D. Stiliadis and A. Varma. Latency-rate servers: A general model for analysis of traffic scheduling algorithms. IEEE/ACM Transactions on Networking, 6(5):611-624, October 1998.