HNOCS: Modular open-source simulator for Heterogeneous NoCs

Proceedings - 2012 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation, IC-SAMOS 2012

Volumn , Issue , 2012, Pages 51-57

  Ben Itzhak, Yaniv ^a,b   Zahavi, Eitan ^a   Cidon, Israel ^a   Kolodny, Avinoam ^a  

^a TECHNION ISRAEL INSTITUTE OF TECHNOLOGY   (Israel)

^b UNIVERSITY OF POTSDAM   (Germany)

Author keywords

Heterogeneous NoC; NoC simulator

Indexed keywords

END-TO-END LATENCY; HETEROGENEOUS NOC; LINK CAPACITIES; NETWORK ON CHIP; OMNET++; OPEN-SOURCE; PACKET LEVEL; SIMULATION PLATFORM; TRANSFER LATENCY; VIRTUAL OUTPUT QUEUE;

HETEROGENEOUS NETWORKS; VLSI CIRCUITS;

SIMULATORS;

EID: 84873560088     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SAMOS.2012.6404157     Document Type: Conference Paper

References (13)

1. V. Puente, J. Gregorio, and R. Beivide, "SICOSYS: an integrated framework for studying interconnection network performance in multiprocessor systems," in Parallel, Distributed and Network-based Processing, 2002. Proceedings. 10th Euromicro Workshop on. IEEE, 2002, pp. 15-22.
2. F. Fazzino, M. Palesi, and D. Patti, "Noxim: Network-on-chip simulator," 2008.
3. Z. Lu, R. Thid, M. Millberg, E. Nilsson, and A. Jantsch, "NNSE: Nostrum network-on-chip simulation environment," in Swedish Systemon- Chip Conference (SSoCC'03). Citeseer, 2005, pp. 1-4.
4. L. Jain, B. Al-Hashimi, M. Gaur, V. Laxmi, and A. Narayanan, "NIRGAM: a simulator for NoC interconnect routing and application modeling," in Workshop on Diagnostic Services in Network-on-Chips, Design, Automation and Test in Europe Conference (DATE'07), 2007, pp. 16-20.
5. H. Hossain, M. Ahmed, A. Al-Nayeem, T. Islam, and M. Akbar, "Gpnocsim A General Purpose Simulator for Network-On-Chip," in Information and Communication Technology, 2007. ICICT'07. International Conference on. IEEE, 2007, pp. 254-257.
6. R. Al-Badi, M. Al-Riyami, and N. Alzeidi, "A parameterized NoC simulator using OMNet++," in Ultra Modern Telecommunications & Workshops, 2009. ICUMT'09. International Conference on. IEEE, 2009, pp. 1-7.
7. A. Mishra, N. Vijaykrishnan, and C. Das, "A case for heterogeneous onchip interconnects for CMPs," in Proceeding of the 38th annual international symposium on Computer architecture. ACM, 2011, pp. 389-400.
8. A. Bakhoda, J. Kim, and T. Aamodt, "Throughput-effective on-chip networks for manycore accelerators," in Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture. IEEE Computer Society, 2010, pp. 421-432.
9. M. Kreutz, C. Marcon, L. Carro, F. Wagner, and A. Susin, "Design space exploration comparing homogeneous and heterogeneous networkon- chip architectures," in Proceedings of the 18th annual symposium on Integrated circuits and system design. ACM, 2005, pp. 190-195.
10. Y. Ben-Itzhak, I. Cidon, and A. Kolodny, "Delay analysis of wormhole based heterogeneous NoC," in Proceedings of the fifth ACM/IEEE international symposium on Networks-on-Chip (NOCS 2011), 2011.
11. A. Varga et al., "The OMNeT++ discrete event simulation system," in Proceedings of the European Simulation Multiconference (ESM'2001), 2001, pp. 319-324.
12. [Online]. Available: http://www.omnetpp.org/models/catalog
13. W. Dally and B. Towles, Principles and practices of interconnection networks. Morgan Kaufmann, 2004.