메뉴 건너뛰기




Volumn , Issue , 2012, Pages 1-10

Formal worst-case timing analysis of Ethernet topologies with strict-priority and AVB switching

Author keywords

[No Author keywords available]

Indexed keywords

COMMUNICATION STANDARDS; CORNER CASE; CRITICAL ISSUES; DATA RATES; DISTRIBUTED EMBEDDED SYSTEM; FORMAL APPROACH; FRAME-TRANSFER; INDUSTRIAL AUTOMATION; IS COSTS; LOW-LATENCY COMMUNICATION; MULTIPLE DOMAINS; REAL TIME CONSTRAINTS; SAFETY CRITICAL APPLICATIONS; TIMING ANALYSIS; TIMING PROPERTIES; UPPER BOUND; WORST-CASE ANALYSIS;

EID: 84871592337     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SIES.2012.6356564     Document Type: Conference Paper
Times cited : (91)

References (25)
  • 1
    • 85072490324 scopus 로고    scopus 로고
    • Exploring use of ethernet for in-vehicle control applications: Afdx, ttethernet, ethercat, and avb
    • SAE Technical Paper 2012-01-0196. [Online]. Available
    • R. Cummings, K. Richter, R. Ernst, J. Diemer, and A. Ghosal, "Exploring use of ethernet for in-vehicle control applications: Afdx, ttethernet, ethercat, and avb," in SAE 2012 World Congress & Exhibition, 4 2012, SAE Technical Paper 2012-01-0196. [Online]. Available: http://papers.sae.org/2012-01-0196
    • SAE 2012 World Congress & Exhibition, 4 2012
    • Cummings, R.1    Richter, K.2    Ernst, R.3    Diemer, J.4    Ghosal, A.5
  • 7
    • 84872971468 scopus 로고    scopus 로고
    • Modeling of Ethernet AVB Networks for Worst-Case Timing Analysis
    • J. Diemer, J. Rox, and R. Ernst, "Modeling of Ethernet AVB Networks for Worst-Case Timing Analysis," in MATHMOD, Austria, 2012.
    • MATHMOD, Austria, 2012
    • Diemer, J.1    Rox, J.2    Ernst, R.3
  • 8
    • 33846861495 scopus 로고    scopus 로고
    • Controller Area Network (CAN) Schedulability Analysis: Refuted, Revisited and Revised
    • R. Davis, A. Burns, R. Bril, and J. Lukkien, "Controller Area Network (CAN) Schedulability Analysis: Refuted, Revisited and Revised," Real-Time Systems, vol. 35, no. 3, 2007.
    • (2007) Real-Time Systems , vol.35 , Issue.3
    • Davis, R.1    Burns, A.2    Bril, R.3    Lukkien, J.4
  • 10
    • 33750126859 scopus 로고    scopus 로고
    • Worst case communication delay of real-time industrial switched ethernet with multiple levels
    • oct.
    • K. C. Lee, S. Lee, and M. H. Lee, "Worst case communication delay of real-time industrial switched ethernet with multiple levels," Industrial Electronics, IEEE Transactions on, vol. 53, no. 5, pp. 1669-1676, oct. 2006.
    • (2006) Industrial Electronics, IEEE Transactions on , vol.53 , Issue.5 , pp. 1669-1676
    • Lee, K.C.1    Lee, S.2    Lee, M.H.3
  • 11
    • 84874484746 scopus 로고    scopus 로고
    • Worst-case traversal time modelling of ethernet based in-car networks using real time calculus
    • Springer
    • K. Revsbech, H. Schi, T. Madsen, and J. Nielsen, "Worst-case traversal time modelling of ethernet based in-car networks using real time calculus," in Lecture Notes in Computer Science. Springer, 2011.
    • (2011) Lecture Notes in Computer Science
    • Revsbech, K.1    Schi, H.2    Madsen, T.3    Nielsen, J.4
  • 14
    • 0345382714 scopus 로고    scopus 로고
    • A Formal Approach to MpSoC Performance Verification
    • apr
    • K. Richter, M. Jersak, and R. Ernst, "A Formal Approach to MpSoC Performance Verification," IEEE Computer, vol. 36, no. 4, apr 2003.
    • (2003) IEEE Computer , vol.36 , Issue.4
    • Richter, K.1    Jersak, M.2    Ernst, R.3
  • 17
    • 0033682521 scopus 로고    scopus 로고
    • Real-time calculus for scheduling hard real-time systems
    • L. Thiele, S. Chakraborty, and M. Naedele, "Real-time calculus for scheduling hard real-time systems," in ISCAS, vol. 4, 2000.
    • (2000) ISCAS , vol.4
    • Thiele, L.1    Chakraborty, S.2    Naedele, M.3
  • 18
    • 84892637375 scopus 로고    scopus 로고
    • Formal Timing Analysis of Full Duplex Switched Based Ethernet Network Architectures
    • SAE World Congress, vol. SAE International, Apr
    • J. Rox and R. Ernst, "Formal Timing Analysis of Full Duplex Switched Based Ethernet Network Architectures," in SAE World Congress, vol. System Level Architecture Design Tools and Methods (AE318). SAE International, Apr 2010.
    • (2010) System Level Architecture Design Tools and Methods (AE318)
    • Rox, J.1    Ernst, R.2
  • 19
    • 44149099590 scopus 로고    scopus 로고
    • Real-time communication analysis for on-chip networks with wormhole switching
    • IEEE Computer Society
    • Z. Shi and A. Burns, "Real-time communication analysis for on-chip networks with wormhole switching," in NOCS. IEEE Computer Society, 2008.
    • (2008) NOCS
    • Shi, Z.1    Burns, A.2
  • 20
    • 80455129094 scopus 로고    scopus 로고
    • Real-Time Communication Analysis for Networks with Two-Stage Arbitration
    • October
    • J. Diemer, J. Rox, M. Negrean, S. Stein, and R. Ernst, "Real-Time Communication Analysis for Networks with Two-Stage Arbitration," in EMSOFT'11, October 2011.
    • (2011) EMSOFT'11
    • Diemer, J.1    Rox, J.2    Negrean, M.3    Stein, S.4    Ernst, R.5
  • 22
    • 0028396945 scopus 로고
    • An extendible approach for analyzing fixed priority hard real-time tasks
    • K. Tindell, A. Burns, and A. Wellings, "An extendible approach for analyzing fixed priority hard real-time tasks," Real-Time Systems, vol. 6, no. 2, 1994.
    • (1994) Real-Time Systems , vol.6 , Issue.2
    • Tindell, K.1    Burns, A.2    Wellings, A.3
  • 24
    • 63349086729 scopus 로고    scopus 로고
    • Providing Accurate Event Models for the Analysis of Heterogeneous Multiprocessor Systems
    • oct
    • S. Schliecker, J. Rox, M. Ivers, and R. Ernst, "Providing Accurate Event Models for the Analysis of Heterogeneous Multiprocessor Systems," in CODES-ISSS, oct 2008.
    • (2008) CODES-ISSS
    • Schliecker, S.1    Rox, J.2    Ivers, M.3    Ernst, R.4


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.