A reconfigurable digital neuromorphic processor with memristive synaptic crossbar for cognitive computing

ACM Journal on Emerging Technologies in Computing Systems

Volumn 11, Issue 4, 2015, Pages

  Kim, Yongtae ^a,b   Zhang, Yong ^a,c   Li, Peng ^a  

^a TEXAS A AND M UNIVERSITY   (United States)

^b INTEL CORPORATION   (United States)

^c CADENCE DESIGN SYSTEMS   (United States)

Author keywords

Digital neuromorphic processor; Memristor; Reconfigurable; Silicon neuron; Spike timing dependent plasticity; Spiking neural network; Synaptic crossbar array

Indexed keywords

ANALOG TO DIGITAL CONVERSION; CHARACTER RECOGNITION; COST REDUCTION; DIGITAL TO ANALOG CONVERSION; MEMRISTORS; NETWORK ARCHITECTURE; NEURONS; PULSE WIDTH MODULATION; RECONFIGURABLE ARCHITECTURES;

CROSSBAR ARRAYS; MEMRISTOR; NEUROMORPHIC; RECONFIGURABLE; SILICON NEURON; SPIKE TIMING DEPENDENT PLASTICITIES; SPIKING NEURAL NETWORKS;

NEURAL NETWORKS;

EID: 84928780660     PISSN: 15504832     EISSN: 15504840     Source Type: Journal    
DOI: 10.1145/2700234     Document Type: Article

References (34)

1. J. V. Arthur, P. A. Merolla, F. Akopyan, R. Alvarez, A. Cassidy, S. Chandra, S. K. Esser, N. Imam, W. Risk, D. B. D. Rubin, R. Manohar, and D. S. Modha. 2012. Building block of a programmable neuromorphic substrate: A digital neurosynaptic core. In Proceedings of the International Joint Conference on the Neural Networks (IJCNN). 1-8.
2. S. Brink, S. Nease, P. Hasler, S. Ramakrishnan, R. Wunderlich, A. Basu, and B. Degnan. 2013. A learningenabled neuron array IC based upon transistor channel models of biological phenomena. IEEE Trans. Biomed. Circuits Syst. 7, 1, 71-81.
3. L. O. Chua. 1971. Memristor - The missing circuit element. IEEE Trans. Circuit Theory 18, 5, 507-519.
4. J. Cosp, J. Madrenas, and D. Fernandez. 2006. Design and basic blocks of a neuromorphic VLSI analogue vision system. Neurocomputing 69, 16-18, 1962-1970.
5. I. E. Ebong and P. Mazumder. 2012. CMOS and memristor-based neural network design for position detection. Proc. IEEE 100, 6, 2050-2060.
6. S. K. Esser, A. Ndirango, and D. S. Modha. 2010. Binding sparse spatiotemporal patterns in spiking computation. In Proceedings of the International Joint Conference on Neural Networks (IJCNN). 1-9.
7. Y. Ho, G. M. Huang, and P. Li. 2011. Dynamical properties and design analysis for nonvolatile memristor memories. IEEE. Trans. Circuits Syst. I, (Reg. Papers), 58, 4, 724-736.
8. M. Hu, H. Li, Q. Wu, and G. S. Rose. 2012. Hardware realization of BSB recall function using memristor crossbar arrays. In Proceedings of the IEEE/ACM Design Automation Conference (DAC). 498-503.
9. N. Imam, F. Akopyan, J. Arthur, P. Merolla, R. Manohar, and D.S. Modha. 2012. A digital neurosynaptic core using event-driven QDI circuits. In Proceedings of the IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC). 25-32.
10. G. Indiveri, E. Chicca, and R. Douglas. 2006. A VLSI array of low-power spiking neurons and bistable synapses with spike-timing dependent plasticity. IEEE Trans. Neural Netw.
11. G. Indiveri, B. Linares-Barranco, T. J. Hamilton, A. van Schaik, R. Etienne-Cummings, T. Delbruck, S.-C. Liu, P. Dudek, P. Haliger, S. Renaud, J. Schemmel, G. Cauwenberghs, J. Arthur, K. Hynna, F. Folowosele, S. Saighi, T. Serrano-Gotarredona, J. Wijekoon, Y. Wang, and K. Boahen. 2011. Neuromorphic silicon neuron circuits. Front. Neurosci. 5, 73.
12. S. H. Jo, T. Chang, I. Ebong, B. B. Bhadviya, P. Mazumder, and W. Lu. 2010. Nanoscale memristor device as synapse in neuromorphic systems. Nano Letters 10, 4, 1297-1301.
13. J. Kim, T.-K. Jang, Y.-G. Yoon, and S. Cho. 2010. Analysis and design of voltage-controlled oscillator based analog-to-digital converter. IEEE. Trans. Circuits Syst. I (Reg. Papers) 57, 1, 18-30.
14. K.-H. Kim, S. Gaba, D. Wheeler, J.M. Cruz-Albrecht, T. Hussain, N. Srinivasa, andW. Lu. 2012. A functional hybrid memristor crossbar-array/CMOS system for data storage and neuromorphic applications. Nano Letters 12, 1, 389-395.
15. Y. Kim, Y. Zhang, and P. Li. 2012. A digital neuromorphic VLSI architecture with memristor crossbar synaptic array for machine learning. In Proceedings of the IEEE International SOC Conference (SOCC). 328-333.
16. H. Manem, J. Rajendran, and G. S. Rose. 2012. Design considerations for multilevel CMOS/nano memristive memory. ACM J. Emerg. Technol. Comput. Syst. 8, 1, Article 6, 6:1-6:22.
17. T. M. Massoud and T. K. Horiuchi. 2011. A neuromorphic VLSI head direction cell system. IEEE. Trans. Circuits Syst. I (Reg. Papers) 58, 1, 150-163.
18. C. E. Merkel,N. Nagpal, S.Mandalapu, and D. Kudithipudi. 2011. ReconfigurableN-levelmemristor memory design. In Proceedings of the International Joint Conference on Neural Networks (IJCNN). 3042-3048.
19. P. Merolla, J. Arthur, F. Akopyan, N. Imam, R. Manohar, and D.S. Modha. 2011. A digital neurosynaptic core using embedded crossbar memory with 45pJ per spike in 45nm. In Proceedings of the IEEE Custom Integrated Circuits Conference (CICC). 1-4.
20. S. Mitra, S. Fusi, and G. Indiveri. 2009. Real-time classification of complex patterns using spike-based learning in neuromorphic VLSI. IEEE Trans. Biomed. Circuits Syst. 3, 1, 32-42.
21. D. Niu, Y. Chen, C. Xu, and Y. Xie. 2010. Impact of process variations on emerging memristor. In Proceedings of the IEEE/ACM Design Automation Conference (DAC). 877-882.
22. Y. V. Pershin and M. D. Ventra. 2010. Experimental demonstration of associative memory with memristive neural networks. Neural Netw. 23, 7, 881-886.
23. D. Querlioz, O. Bichler, P. Dollfus, and C. Gamrat. 2013. Immunity to device variations in a spiking neural network with memristive nanodevices. IEEE Trans. Nanotechnol. 12, 3, 288-295.
24. J.-S. Seo, B. Brezzo, Y. Liu, B. D. Parker, S. K. Esser, R. K. Montoye, B. Rajendran, J. A. Tierno, L. Chang, D. S. Modha, and D. J. Friedman. 2011. A 45nm CMOS neuromorphic chip with a scalable architecture for learning in networks of spiking neurons. In Proceedings of the IEEE Custom Integrated Circuits Conference (CICC). 1-4.
25. R. Serrano-Gotarredona,M. Oster, P. Lichtsteiner, A. Linares-Barranco, R. Paz-Vicente, F. Gomez-Rodriguez, L. Camunas-Mesa, R. Berner, M. Rivas-Perez, T. Delbruck, Shih-Chii Liu, R. Douglas, P. Hafliger, G. Jimenez-Moreno, A. C. Ballcels, T. Serrano-Gotarredona, A. J. Acosta-Jimenez, and B. Linares- Barranco. 2009. CAVIAR: A 45k neuron, 5M synapse, 12G connects/s AER hardware sensory- processing-learning-actuating system for high-speed visual object recognition and tracking. IEEE Trans. Neural Netw. 20, 9, 1417-1438.
26. T. Serrano-Gotarredona, T. Masquelier, T. Prodromakis, G. Indiveri, and B. Linares-Barranco. 2013. STDP and STDP variations with memristors for spiking neuromorphic learning systems. Front. Neurosci. 7, 2 (2013).
27. G. S. Snider. 2008. Spike-timing-dependent learning in memristive nanodevices. In Proceedings of the IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH). 85-92.
28. D. B. Strukov, G. S. Snider, D. R. Stewart, and R. S. Williams. 2008. The missing memristor found. Nature 453, 80-83.
29. A. Syed, E. Ahmed, D. Maksimovic, and E. Alarcon. 2004. Digital pulse width modulator architectures. In Proceedings of the IEEE Power Electronic Specialists Conference (PSEC), Vol. 6. 4689-4695.
30. A. van Schaik. 2001. Building blocks for electronic spiking neural networks. Neural Netw. 14, 6-7, 617-628.
31. J. H. B. Wijekoon and P. Dudek. 2008. Compact silicon neuron circuit with spiking and bursting behaviour. Neural Netw. 21, 2-3, 524-534.
32. C. Xu, X. Dong, N. P. Jouppi, and Y. Xie. 2011. Design implications of memristor-based RRAM cross-point structures. In Proceedings of the Symposium on Design, Automation and Test in Europe (DATE), 2011. 1-6.
33. J. J. Yang and R. S.Williams. 2013. Memristive devices in computing system: Promises and challenges. ACM J. Emerg. Technol. Comput. Syst. 9, 2, 11:1-11:20.
34. Y.-G. Yoon, J. Kim, T.-K. Jang, and S. Cho. 2008. A time-based bandpass ADC using time-interleaved voltagecontrolled oscillators. IEEE. Trans. Circuits Syst. I, (Reg. Papers) 55, 11, 3571-3581.