Design considerations for multilevel CMOS/Nano memristive memory

ACM Journal on Emerging Technologies in Computing Systems

Volumn 8, Issue 1, 2012, Pages

  Manem, H ^a   Rajendran, J ^a   Rose, G S ^a  

^a POLYTECHNIC UNIVERSITY   (United States)

Author keywords

1T1M; Memristor; Multilevel

Indexed keywords

1T1M; DESIGN CONSIDERATIONS; DESIGN CONSTRAINTS; ENERGY EFFICIENT; FAST MEMORY; HIGH DENSITY; HYBRID CMOS; HYBRID MEMORIES; LOW POWER; LOW-POWER CONSUMPTION; MEMORY SYSTEMS; MEMRISTOR; MOLECULAR SCALE; MULTILEVEL; MULTILEVEL MEMORY; NANO SCALE; NOISE MARGINS; NON-VOLATILE; NONLINEAR DRIFTS; PERFORMANCE PARAMETERS; TECHNOLOGY MIGRATION;

DESIGN; NANOTECHNOLOGY; PASSIVE FILTERS; RESISTORS;

MEMRISTORS;

EID: 84859084280     PISSN: 15504832     EISSN: 15504840     Source Type: Journal    
DOI: 10.1145/2093145.2093151     Document Type: Article

References (32)

1. BAUER, M., ALEXIS, R., ATWOOD, G., BATTAR, B., FAZIO, A., FRARY, K., HENSEL, M., ISHAC, M., JAVANIFARD, J., LANDGRAF, M., LEAK, D., LOE, K., MILLS, D., RUBY, P., ROZMAN, R., SWEHA, S., TALREJA, S., AND WOJCIWHOWSKI, K. 1995. A multilevel-cell 32Mb flash memory. In Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC). 132-133.
2. BEZ, R. AND PIROVANO, A. 2004. Non-volatile memory technologies: Emerging concepts and new materials. Mater. Sci. Semi. Proc. 7, 4-6, 349-355.
3. BURR, G. W., KURDI, J. B., SCOTT, C. N., LAM, C. H., GOPALAKRISHNAN, K., AND SHENOY R. S. 2008.Overview of candidate device technologies for storage-class memory. IBM J. Res. Device 52, 4/5, 449-464.
4. CHEN, A., HADDAD, S., WU, Y. C., AND FANG, T. N. 2005. Non-volatile resistive switching for advanced memory applications. In Proceedings of the IEEE Electron Devices Meeting (IEDM). 746-749. (Pubitemid 46370958)
5. CHUA, L. O. 1971. Memristor-The missing circuit element. IEEE Trans. Circuit Theory 18, 5, 507-519.
6. CHUA, L. O. 2008. Memristors. In Proceedings of the Memristor and Memristive Systems Symposium. DEHON, A. 2003. Array-based architecture for FET-based, nanoscale electronics. IEEE Trans. Nanotechnol. 2, 1, 23-32.
7. DONG, X., JOUPPI, N. P., AND XIE, Y. 2009. PCRAMsim: System-level performance, energy, and area modeling for phase-change RAM. In Proceedings of the International Conference on Computer-Aided Design (ICCAD). 269-275.
8. GRUPP, L. M., CAULFIELD, A. M., COBURN, J., SWANSON, S., YAAKOBI, E., SIEGEL, P. H., AND WOLF, J. K. 2009. Characterizing flash memory: Anomalies, observations, and applications. In Proceedings of the IEEE/ACM International Symposium on Microarchitecture (MICRO). 24-33.
9. HAUSER, J. R. 1993. Noise margin criteria for digital logic circuits. IEEE Trans. Educ. 36, 4, 363-368.
10. HO Y., HUANG, G. M., AND LI, P. 2009. Nonvolatile memristor memory: Device characteristics and design implications. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (CADD). 485-490.
11. HUANG, J., LIN, G., KUO, C., CHANG, W., AND HOU, T. 2009. Room-Temperature TiOx oxide diode for 1D1R resistance-switching memory.In Proceedings of the International Semiconductor Device Research Symposium (ISDRS). 1-2.
12. ITRS ERD. 2009. Emerging research devices. International Technology Roadmap for Semiconductors. JOGLEKAR, Y. N. AND WOLF, S. J. 2009. The elusive memristor: Properties of basic electrical circuits. Eur. J. Phys. 30, 4, 661.
13. KAWAHARA, T., TAKEMURA, R., MIURA, K., HAYAKAWA, J., IKEDA, S., LEE, Y. M., SASAKI, R., GOTO, Y., ITO, K., MEGURO, T., MATSUKURA, F., TAKAHASHI, H., MATSUOKA, H., AND OHNO, H. 2007. 2Mb spin-Transfer torque RAM (SPRAM) with bit-by-bit bidirectional current write and parallelizingdirection current read. In Proceedings of the International Solid-State Circuits Conference (ISSCC). 480-617.
14. KIM, S., ZHANG, Y., LEE, B., CALDWELL, M., AND WONG, H.-S. P. 2009. Fabrication and characterization of emerging nanoscale memory. In Proceedings of the IEEE Symposium on Circuits and Systems (ISCAS). 65-68.
15. KUEKES, P. J., HEATH, J. R., AND WILLIAMS, R. S. 2000. Molecular wire crossbar memory. U.S. Patent # 6 128 214.
16. KULKARNI, S. H., CHEN, Z., HE, J., JIANG, L., PEDERSEN, M. B., AND ZHANG, K. 2010. A 4 kb metalfuse OTP-ROM macro featuring a 2 V programmable 1.37 μm2 1T1R bit cell in 32nm high-k metal-gate CMOS. IEEE J. Solid-State Circuits 45, 4, 863-868.
17. MANEM, H. AND ROSE, G. S. 2010. Design considerations for variation tolerant multilevel CMOS/nano memristor memory. In Proceedings of the ACM Great Lakes Symposium on VLSI (GLSVLSI).
18. MANEM, H. AND ROSE, G. S. 2011. A read-monitored write circuit for 1T1M multi-level memristor memories. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS). To appear.
19. OGURA, T., HOSODA, M., OGAWA, T., KATO, T., KANDA, A., FUJISAWA, T., SHIMIZU, S., AND KATSUMATA, M. 2006. A 1.8-V 256-Mb multilevel cell NOR flash memory with BGO function. IEEE J. Solid-State Circuits 41, 2589-2600.ONFI: Open NAND flash interface. http://onfi.org/specifications.
20. PICKETT, M. D., STRUKOV, D. B., BORGHETTI, J. L., YANG, J. J., SNIDER, G. S., STEWART, D. R., AND WILLIAMS, R. S. 2009. Switching dynamics in titanium dioxide memristive devices. J. Appl. Phys. 106, 7.
21. RAJENDRAN, J., MANEM, H., AND ROSE, G. S. 2009. NDR based threshold logic fabric with memristive synapses. In Proceedings of the IEEE Conference on Nanotechnology (IEEE-NANO).
22. RAOUX, S., BURR, G. W., BREITWISCH, M. J., RETTNER, C. T., CHEN, Y.-C., SHELBY, R. M., SALINGA, M., KREBS, D., CHEN, S.-H., LUNG, H.-L., AND LAM, C. H. 2008. Phase-change random access memory: A scalable technology. IBM J. Res. Dev. 52, 4/5, 465-479.
23. ROSE, G. S. 2010. Overview: Memristive devices, circuits and systems. In Proceedings of the IEEE International Sysmposium on Circuits and Systems (ISCAS).
24. ROSE, G. S., YAO, Y., TOUR, J. M., CABE, A. C., GERGEL-HACKETT, N., MAJUMDAR, N., BEAN, J. C., HARRIOTT, L. R., AND STAN, M. R. 2007. Designing CMOS/molecular memories while considering device parameter variations. ACM J. Emerg. Technol. Comput. Syst. 3, 1.
25. SNIDER, G. S. 2008. Memristors as synapses in a neural computing architecture. In Proceedings of the 1st Memristor and Memristive Systems Symposium.
26. STRUKOV, D. B. AND LIKHAREV, K. K. 2005. CMOL FPGA: A reconfigurable architecture for hybrid digital circuits with two-Terminal nanodevices. Nanotechnol. 16, 6, 888-900. (Pubitemid 40666599)
27. STRUKOV, D. B. AND WILLIAMS, R. S. 2008. Exponential ionic drift: Fast switching and low volatility of thin-film memristors. Appl. Physics A 94, 3, 515-519.
28. STRUKOV, D. B., SNIDER, G. S., STEWART D. R., AND WILLIAMS, R. S. 2008. The missing memristor found. Nature 453, 80-83. (Pubitemid 351630336)
29. WILLIAMS, R. S. 2008. How we found the missing memristor. IEEE Spectrum 45, 12, 28-35.
30. ZHENG, G., LU, W., JIN S., AND LIEBER, C. M. 2004. Synthesis and fabrication of high-performance n-Type silicon nanowire transistors. Adv. Mater. 16, 1890-1893.
31. ZHOU, P., ZHAO, B., YANG, J., AND ZHANG, Y.-T. 2009. Energy reduction for STT-RAM using early write termination. In Proceedings of the International Conference on Computer-Aided Design. 264-268.
32. ZIEGLER, M. M. AND STAN, M. R. 2002. Design and analysis of crossbar circuits for molecular nanoelectronics. In Proceedings of the IEEE Conference on Nanotechnology. 323-327.