Hardware realization of BSB recall function using memristor crossbar arrays

Proceedings - Design Automation Conference

Volumn , Issue , 2012, Pages 498-503

  Hu, Miao ^a   Li, Hai ^a   Wu, Qing ^b   Rose, Garrett S ^b  

^a POLYTECHNIC UNIVERSITY   (United States)

^b AIR FORCE RESEARCH LABORATORY   (United States)

Author keywords

BSB model; crossbar array; memristor; neural network; process variation

Indexed keywords

AUTO-ASSOCIATIVE MEMORY; AUTOASSOCIATIVE NEURAL NETWORKS; BRAIN-STATE-IN-A-BOX; COMPUTATION EFFICIENCY; CROSSBAR ARRAYS; ELECTRICAL FLUCTUATIONS; HARDWARE REALIZATION; HIGH-PERFORMANCE COMPUTING CLUSTERS; MEMRISTOR; MONTE CARLO SIMULATION; PHYSICAL CONSTRAINS; PROCESS VARIATION; RANDOM NOISE;

ASSOCIATIVE PROCESSING; COMPUTER AIDED DESIGN; COMPUTER SOFTWARE SELECTION AND EVALUATION; HARDWARE; IMAGE PROCESSING; INTELLIGENT SYSTEMS; MEMRISTORS; NEURAL NETWORKS; OPTICAL CHARACTER RECOGNITION; PASSIVE FILTERS;

RESISTORS;

EID: 84863553133     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2228360.2228448     Document Type: Conference Paper

References (18)

1. P. Camilleri, M. Giulioni, V. Dante, D. Badoni, G. Indiveri, B. Michaelis, J. Braun, and P. del Giudice, "A neuromorphic avlsi network chip with configurable plastic synapses," in International Conference on Hybrid Intelligent Systems, 2007, pp. 296-301.
2. J. Partzsch and R. Schuffny, "Analyzing the scaling of connectivity in neuromorphic hardware and in models of neural networks," Neural Networks, IEEE Transactions on, vol. 22, no. 6, pp. 919-935, 2011.
3. M. Wang, B. Yan, J. Hu, and P. Li, "Simulation of large neuronal networks with biophysically accurate models on graphics processors," in Neural Networks (IJCNN), The 2011 International Joint Conference on. IEEE, 2011, pp. 3184-3193.
4. H. Shayani, P. Bentley, and A. Tyrrell, "Hardware implementation of a bio-plausible neuron model for evolution and growth of spiking neural networks on fpga," in NASA/ESA Conference on Adaptive Hardware and Systems. IEEE, 2008, pp. 236-243.
5. J. Anderson, J. Silverstein, S. Ritz, and R. Jones, "Distinctive features, categorical perception, and probability learning: Some applications of a neural model." Psychological Review, vol. 84, no. 5, p. 413, 1977.
6. E. M. H. Hassoun, "Associative neural memories: Theory and implementation,"in Oxford University Press, 1993.
7. A. Schultz, "Collective recall via the brain-state-in-a-box network," Neural Networks, IEEE Transactions on, vol. 4, no. 4, pp. 580-587, 1993.
8. Q. Wu, M. Bishop, R. Pino, R. Linderman, and Q. Qiu, "A multi-answer character recognition method and its implementation on a high-performance computing cluster," in FUTURE COMPUTING 2011, The Third International Conference on Future Computational Technologies and Applications, 2011, pp. 7-13.
9. L. Chua, "Memristor-the missing circuit element," IEEE Transaction on Circuit Theory, vol. 18, pp. 507-519, 1971.
10. D. B. Strukov, G. S. Snider, D. R. Stewart, and R. S. Williams, "The missing memristor found," Nature, vol. 453, pp. 80-83, 2008.
11. Y. Ho, G. Huang, and P. Li, "Nonvolatile memristor memory: device characteristics and design implications," in Proceedings of the 2009 International Conference on Computer-Aided Design. ACM, 2009, pp. 485-490.
12. D. Niu, Y. Chen, C. Xu, and Y. Xie, "Impact of process variations on emerging memristor," in Design Automation Conference (DAC), 2010, pp. 877-882.
13. D. Strukov, J. Borghetti, and S. Williams, "Coupled ionic and electronic transport model of thin-film semiconductor memristive behavior," SMALL, vol. 5, pp. 1058-1063, 2009.
14. Y. Pershin and M. Di Ventra, "Experimental demonstration of associative memory with memristive neural networks," Neural Networks, vol. 23, no. 7, pp. 881-886, 2010.
15. M. Hu, H. Li, Y. Chen, X. Wang, and R. Pino, "Geometry variations analysis of tio 2 thin-film and spintronic memristors," in Asia and South Pacific Design Automation Conference. IEEE Press, 2011, pp. 25-30.
16. Y. Pershin and M. Di Ventra, "Practical approach to programmable analog circuits with memristors," Circuits and Systems I: Regular Papers, IEEE Transactions on, vol. 57, no. 8, pp. 1857-1864, 2010.
17. U. Ramacher and C. V. D. Malsburg, On the Construction of Artificial Brains. Springer, 2010.
18. T. Hasegawa, T. Ohno, K. Terabe, T. Tsuruoka, T. Nakayama, J. K. Gimzewski, and M. Aono, "Learning abilites achieved by a single solid-state atomic switch," Advanced Materials, vol. 22, no. 16, pp. 1831-1834, 2010.