Designing Tunable Subthreshold Logic Circuits Using Adaptive Feedback Equalization

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 24, Issue 3, 2016, Pages 884-896

  Zangeneh, Mahmoud ^a   Joshi, Ajay ^a  

^a Boston University   (United States)

Author keywords

Feedback equalizer; leakage energy component; subthreshold

Indexed keywords

BUDGET CONTROL; ENERGY UTILIZATION; EQUALIZERS; ERRORS; LOGIC DESIGN; MOSFET DEVICES; TIMING CIRCUITS;

ANALYTICAL METHODOLOGY; CRITICAL PATH DELAYS; DIGITAL LOGIC CIRCUIT; EMBEDDED APPLICATION; ENERGY DELAY PRODUCT; EQUIVALENT RESISTANCE; MINIMUM ENERGY CONSUMPTION; SUB-THRESHOLD CIRCUITS;

LOGIC CIRCUITS;

EID: 84928342036     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2015.2421881     Document Type: Article

References (32)

1. A. Wang and A. Chandrakasan, "A 180-mV subthreshold FFT processor using a minimum energy design methodology," IEEE J. Solid-State Circuits, vol. 40, no. 1, pp. 310-319, Jan. 2005.
2. J. Kwong, Y. K. Ramadass, N. Verma, and A. P. Chandrakasan, "A 65 nm sub-Vt microcontroller with integrated SRAM and switched capacitor DC-DC converter," IEEE J. Solid-State Circuits, vol. 44, no. 1, pp. 115-126, Jan. 2009.
3. M. J.M. Pelgrom, A. C. J. Duinmaijer, and A. P. G. Welbers, "Matching properties of MOS transistors," IEEE J. Solid-State Circuits, vol. 24, no. 5, pp. 1433-1439, Oct. 1989.
4. N. Verma, J. Kwong, and A. P. Chandrakasan, "Nanometer MOSFET variation in minimum energy subthreshold circuits," IEEE Trans. Electron Devices, vol. 55, no. 1, pp. 163-174, Jan. 2008.
5. B. Zhai, S. Hanson, D. Blaauw, and D. Sylvester, "Analysis and mitigation of variability in subthreshold design," in Proc. Int. Symp. Low Power Electron. Design (ISLPED), Aug. 2005, pp. 20-25.
6. S. H. Choi, B. C. Paul, and K. Roy, "Novel sizing algorithm for yield improvement under process variation in nanometer technology," in Proc. 41st Design Autom. Conf., Jul. 2004, pp. 454-459.
7. N. Lotze, M. Ortmanns, and Y. Manoli, "Variability of flip-flop timing at sub-threshold voltages," in Proc. ACM/IEEE Int. Symp. Low Power Electron. Design (ISLPED), Aug. 2008, pp. 221-224.
8. D. Li, P. I.-J. Chuang, D. Nairn, and M. Sachdev, "Design and analysis of metastable-hardened flip-flops in sub-threshold region," in Proc. Int. Symp. Low Power Electron. Design (ISLPED), Aug. 2011, pp. 157-162.
9. N. Lotze and Y. Manoli, "A 62 mV 0.13 μm CMOS standard-cellbased design technique using Schmitt-trigger logic," IEEE J. Solid-State Circuits, vol. 47, no. 1, pp. 47-60, Jan. 2012.
10. Y. Pu, J. P. de Gyvez, H. Corporaal, and Y. Ha, "An ultra-low-energy multi-standard JPEG co-processor in 65 nm CMOS with sub/near threshold supply voltage," IEEE J. Solid-State Circuits, vol. 45, no. 3, pp. 668-680, Mar. 2010.
11. J. Zhou, S. Jayapal, B. Busze, L. Huang, and J. Stuyt, "A 40 nm inverse-narrow-width-effect-aware sub-threshold standard cell library," in Proc. 48th ACM/EDAC/IEEE Design Autom. Conf. (DAC), Jun. 2011, pp. 441-446.
12. B. Liu, M. Ashouei, J. Huisken, and J. P. de Gyvez, "Standard cell sizing for subthreshold operation," in Proc. 49th ACM/EDAC/IEEE Design Autom. Conf. (DAC), Jun. 2012, pp. 962-967.
13. N. Jayakumar and S. P. Khatri, "A variation-tolerant sub-threshold design approach," in Proc. 42nd Design Autom. Conf., Jun. 2005, pp. 716-719.
14. B. Mishra, B. M. Al-Hashimi, and M. Zwolinski, "Variation resilient adaptive controller for subthreshold circuits," in Proc. Design, Autom., Test Eur. Conf. Exhibit. (DATE), Apr. 2009, pp. 142-147.
15. G. De Vita and G. Iannaccone, "A voltage regulator for subthreshold logic with low sensitivity to temperature and process variations," in IEEE Int. Solid-State Circuits Conf., Dig. Tech. Papers (ISSCC), Feb. 2007, pp. 530-620.
16. T.-T. Liu and J. M. Rabaey, "A 0.25 V 460 nW asynchronous neural signal processor with inherent leakage suppression," in Proc. Symp. VLSI Circuits (VLSIC), 2012, pp. 158-159.
17. J. Tschanz et al., "A 45 nm resilient and adaptive microprocessor core for dynamic variation tolerance," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers (ISSCC), Feb. 2010, pp. 282-283.
18. K. A. Bowman and J. W. Tschanz, "Resilient microprocessor design for improving performance and energy efficiency," in Proc. IEEE/ACM Int. Conf. Comput.-Aided Design (ICCAD), Nov. 2010, pp. 85-88.
19. D. Bull, S. Das, K. Shivashankar, G. S. Dasika, K. Flautner, and D. Blaauw, "A power-efficient 32 bit ARM processor using timing-error detection and correction for transient-error tolerance and adaptation to PVT variation," IEEE J. Solid-State Circuits, vol. 46, no. 1, pp. 18-31, Jan. 2011.
20. P. N. Whatmough, S. Das, and D. M. Bull, "A low-power 1 GHz razor FIR accelerator with time-borrow tracking pipeline and approximate error correction in 65 nm CMOS," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers (ISSCC), Feb. 2013, pp. 428-429.
21. J. Seo, P. Singh, D. Sylvester, and D. Blaauw, "Self-timed regenerators for high-speed and low-power interconnect," in Proc. 8th Int. Symp. Quality Electron. Design (ISQED), Mar. 2007, pp. 621-626.
22. D. Schinkel, E. Mensink, E. A. M. Klumperink, E. van Tuijl, and B. Nauta, "A 3-Gb/s/ch transceiver for 10-mm uninterrupted RC-limited global on-chip interconnects," IEEE J. Solid-State Circuits, vol. 41, no. 1, pp. 297-306, Jan. 2006.
23. S. Kim and M. Seok, "Reconfigurable regenerator-based interconnect design for ultra-dynamic-voltage-scaling systems," in Proc. Int. Symp. Low Power Electron. Design (ISLPED), 2014, pp. 99-104. [Online]. Available: http://doi.acm.org/10.1145/2627369.2627632
24. J.-S. Seo, R. Ho, J. Lexau, M. Dayringer, D. Sylvester, and D. Blaauw, "High-bandwidth and low-energy on-chip signaling with adaptive pre-emphasis in 90 nm CMOS," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers (ISSCC), Feb. 2010, pp. 182-183.
25. B. Kim and V. Stojanović, "A 4 Gb/s/ch 356 fJ/b 10 mm equalized on-chip interconnect with nonlinear charge-injecting transmit filter and transimpedance receiver in 90 nm CMOS," in IEEE Int. Solid-State Circuits Conf.-Dig. Tech. Papers (ISSCC), Feb. 2009, pp. 66-67, 67a.
26. S. R. Sridhara, G. Balamurugan, and N. R. Shanbhag, "Joint equalization and coding for on-chip bus communication," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 16, no. 3, pp. 314-318, Mar. 2008.
27. Z. Takhirov, B. Nazer, and A. Joshi, "Error mitigation in digital logic using a feedback equalization with Schmitt trigger (FEST) circuit," in Proc. 13th Int. Symp. Quality Electron. Design (ISQED), Mar. 2012, pp. 312-319.
28. M. Zangeneh and A. Joshi, "Sub-threshold logic circuit design using feedback equalization," in Proc. Design, Autom., Test Eur. Conf. Exhibit. (DATE), Mar. 2014, pp. 1-6.
29. J. M. Rabaey, A. Chandrakasan, and B. Nikolić, Digital Integrated Circuits: A Design Perspective. Upper Saddle River, NJ, USA: Pearson Education, 2003.
30. R. Sarpeshkar, Ultra Low Power Bioelectronics: Fundamentals, Biomedical Applications, and Bio-Inspired Systems. Cambridge, U.K.: Cambridge Univ. Press, 2010.
31. (2011). Predictive Technology Model. [Online]. Available: http://ptm.asu.edu/
32. J. W. Tschanz et al., "Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage," in IEEE Int. Solid-State Circuits Conf., Dig. Tech. Papers (ISSCC), vol. 1. Feb. 2002, pp. 422-478.