A Variation-tolerant sub-threshold design approach

Proceedings - Design Automation Conference

Volumn , Issue , 2005, Pages 716-719

  Jayakumar, Nikhil ^a   Khatri, Sunil P ^a  

^a TEXAS A AND M UNIVERSITY   (United States)

Author keywords

Body biasing; Self adjusting; Sub threshold; Variation tolerant

Indexed keywords

DETECTORS; ELECTRIC POTENTIAL; ELECTRIC POWER SUPPLIES TO APPARATUS; POWER CONTROL;

BODY-BIASING; SELF-ADJUSTING; SUB-THRESHOLD DESIGN;

DESIGN FOR TESTABILITY;

EID: 27944462775     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/dac.2005.193905     Document Type: Conference Paper

References (11)

1. H. Soeleman, K. Roy, and B. Paul, "Robust subthreshold logic for ultra-low power operation," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 9, pp. 90-99, Feb 2001.
2. H. Soeleman and K. Roy, "Digital CMOS logic operation in the sub-threshold region," in Tenth Great Lakes Symposium on VLSI, pp. 107-112, Mar 2000.
3. H. Soeleman and K. Roy, "Ultra-low power digital subthreshold logic circuits," in International Symposium on Low Power Electronic Design, pp. 94-96, 1999.
4. B. Paul, H. Soeleman, and K. Roy, "An 8×8 sub-threshold digital CMOS carry save array multiplier," in European Solid State Circuits Conference, Sept 2001.
5. J. Tschanz, J. Kao, S. Narendra, R. Nair, D. Antoniadis, A. Chandrakasan, and V. De, "Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage," in IEEE Journal of Solid-State Circuits, vol. 37, pp. 1396-1402, Nov 2002.
6. L. Nagel, "Spice: A computer program to simulate computer circuits," in University of California, Berkeley VCB/ERL Memo M520, May 1995.
7. Y. Cao, T. Sato, D. Sylvester, M. Orshansky, and C. Hu, "New paradigm of predictive MOSFET and interconnect modeling for early circuit design," in Proc. of IEEE Custom Integrated Circuit Conference, pp. 201-204, Jun 2000. http://www-device.eecs-berkeley.edu/ptm.
8. P. Zarkesh-Ha, T. Mule, and J. D. Meindl, "Characterization and modelling of clock skew with process variation," in IEEE 1999 Custom Integrated Circuits Conference, 1999.
9. S. Khatri, A. Mehrotra, R. Brayton, A. Sangiovanni-Vincentelli, and R. Otten, "A novel VLSI layout fabric for deep sub-micron applications," in Proceedings of the Design Automation Conference, (New Orleans), June 1999.
10. S. Khatri, R. Brayton, and A. Sangiovanni-Vincentelli, "Cross-talk immune VLSI design using a network of PLAs embedded in a regular layout fabric," in IEEE/ACM International Conference on Computer Aided Design, pp. 412-418, Nov 2000.
11. N. Jayakumar and S. Khatri, "A METAL and VIA maskset programmable VLSI design methodology using PLAs," in IEEE/ACM International Conference on Computer Aided Design, pp. 590-594, Nov 2004.