DeSpErate++: An enhanced design space exploration framework using predictive simulation scheduling

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 34, Issue 2, 2015, Pages 293-306

  Mariani, Giovanni ^a   Palermo, Gianluca ^a   Zaccaria, Vittorio ^a   Silvano, Cristina ^a  

^a POLITECNICO DI MILANO   (Italy)

Author keywords

Computer performance; concurrency control; design automation; evolutionary computation; high performance computing; parallel architectures

Indexed keywords

COMPUTER AIDED DESIGN; COMPUTER ARCHITECTURE; CONCURRENCY CONTROL; DESIGN; EVOLUTIONARY ALGORITHMS; PARALLEL ARCHITECTURES; SCHEDULING;

COMPUTER PERFORMANCE; DESIGN AUTOMATIONS; DESIGN SPACE EXPLORATION; HIGH PERFORMANCE COMPUTING; MULTI-OBJECTIVE DESIGN SPACE EXPLORATIONS; PARALLEL-COMPUTING ENVIRONMENT; PREDICTIVE SIMULATIONS; TRIAL-AND-ERROR PROCEDURES;

ARCHITECTURAL DESIGN;

EID: 84921448683     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2014.2379634     Document Type: Article

References (59)

1. K. Keutzer, A. Newton, J. Rabaey, and A. Sangiovanni-Vincentelli, "System-level design: Orthogonalization of concerns and platformbased design," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 19, no. 12, pp. 1523-1543, Dec. 2000.
2. C. Erbas, S. Cerav-Erbas, and A. D. Pimentel, "Multiobjective optimization and evolutionary algorithms for the application mapping problem in multiprocessor system-on-chip design," IEEE Trans. Evol. Comput., vol. 10, no. 3, pp. 358-374, Jun. 2006.
3. G. Palermo, C. Silvano, and V. Zaccaria, "Multi-objective design space exploration of embedded system," J. Embedded Comput., vol. 1, no. 3, pp. 305-316, 2006.
4. F. Ferrandi, P. L. Lanzi, C. Pilato, D. Sciuto, and A. Tumeo, "Ant colony heuristic for mapping and scheduling tasks and communications on heterogeneous embedded systems," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 29, no. 6, pp. 911-924, Jun. 2010.
5. G. Palermo, C. Silvano, and V. Zaccaria, "ReSPIR: A response surfacebased Pareto iterative refinement for application-specific design space exploration," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 28, no. 12, pp. 1816-1829, Dec. 2009.
6. R. Jahr, H. Calborean, L. Vintan, and T. Ungerer, "Boosting design space explorations with existing or automatically learned knowledge," in Measurement, Modelling, and Evaluation of Computing Systems and Dependability and Fault Tolerance (Lecture Notes in Computer Science 7201), J. Schmitt, Ed., Berlin, Germany: Springer, 2012, pp. 221-235.
7. J. Renau et al., (Jan. 2005). SESC Simulator. [Online]. Available: http://sesc.sourceforge.net
8. B. Catanzaro, K. Keutzer, and B.-Y. Su, "Parallelizing CAD: A timely research agenda for EDA," in Proc. 45th ACM/IEEE Design Autom. Conf. (DAC), Anaheim, CA, USA, Jun. 2008, pp. 12-17.
9. L. Stok, "Developing parallel EDA tools [the last byte]," IEEE Des. Test, vol. 30, no. 1, pp. 65-66, Feb. 2013.
10. K. Keutzer, P. Li, L. Shang, and H. Zhou, "A special section on multicore parallel CAD: Algorithm design and programming," ACM Trans. Design Autom. Electron. Syst., vol. 16, no. 3, pp. 21:1-21:2, Jun. 2011.
11. G. Mariani, G. Palermo, V. Zaccaria, and C. Silvano, "OSCAR: An optimization methodology exploiting spatial correlation in multicore design spaces," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 31, no. 5, pp. 740-753, May 2012.
12. B. Li, L. Peng, and B. Ramadass, "Accurate and efficient processor performance prediction via regression tree based modeling," J. Syst. Archit., vol. 55, nos. 10-12, pp. 457-467, 2009.
13. G. Ascia, V. Catania, A. G. D. Nuovo, M. Palesi, and D. Patti, "Efficient design space exploration for application specific systems-on-a-chip," J. Syst. Archit., vol. 53, no. 10, pp. 733-750, 2007.
14. T. Carlson, W. Heirman, and L. Eeckhout, "Sniper: Exploring the level of abstraction for scalable and accurate parallel multi-core simulation," in Proc. Int. Conf. High Perform. Comput. Netw. Storage Anal., Seatle, WA, USA, Nov. 2011, pp. 1-12.
15. J. Chen, M. Annavaram, and M. Dubois, "SlackSim: A platform for parallel simulations of CMPs on CMPs," SIGARCH Comput. Archit. News, vol. 37, no. 2, pp. 20-29, Jul. 2009.
16. A. Patel, F. Afram, S. Chen, and K. Ghose, "MARSS: A full system simulator for multicore x86 CPUs," in Proc. 48th ACM/EDAC/IEEE Design Autom. Conf. (DAC), New York, NY, USA, Jun. 2011, pp. 1050-1055.
17. S. C. Woo, M. Ohara, E. Torrie, J. P. Singh, and A. Gupta, "The SPLASH-2 programs: Characterization and methodological considerations," in Proc. 22nd Annu. Int. Comput. Archit. Symp., Santa Margherita Ligure, Italy, 1995, pp. 24-36.
18. G. Mariani, G. Palermo, V. Zaccaria, and C. Silvano, "DeSpErate: Speeding-up design space exploration by using predictive simulation scheduling," in Proc. Design Autom. Test Europe Conf. Exhibit. (DATE), Mar. 2014, pp. 1-4.
19. C. Silvano, W. Fornaciari, and E. Villar, Multi-objective Design Space Exploration of Multiprocessor SoC Architectures: The MULTICUBE Approach. New York, NY, USA: Springer, 2011.
20. C. Erbas, System-level Modelling and Design Space Exploration for Multiprocessor Embedded System-on-chip Architectures. Amsterdam, The Netherlands: Amsterdam Univ. Press, 2007.
21. J. Panerati and G. Beltrame, "A comparative evaluation of multiobjective exploration algorithms for high-level design," ACM Trans. Design Autom. Electron. Syst., vol. 19, pp. 15:1-15:22, Mar. 2014.
22. G. Martin, "Overview of the MPSoC design challenge," in Proc. 43rd Annu. Design Autom. Conf. (DAC), New York, NY, USA, 2006, pp. 274-279.
23. G. Mariani, G. Palermo, C. Silvano, and V. Zaccaria, "A design space exploration methodology supporting run-time resource management for multi-processor systems-on-chip," in Proc. IEEE 7th Symp. Appl. Specific Process. (SASP), San Francisco, CA, USA, 2009, pp. 21-28.
24. R. Piscitelli and A. Pimentel, "Design space pruning through hybrid analysis in system-level design space exploration," in Proc. Design Autom. Test Europe Conf. Exhibit. (DATE), Dresden, Germany, 2012, pp. 781-786.
25. G. Palermo, C. Silvano, and V. Zaccaria, "Discrete particle swarm optimization for multi-objective design space exploration," in Proc. 11th EUROMICRO Conf. Digit. Syst. Design Archit. Methods Tools (DSD), Parma, Italy, 2008, pp. 641-644.
26. A. Tumeo et al., "Mapping pipelined applications onto heterogeneous embedded systems: A Bayesian optimization algorithm based approach," in Proc. 7th IEEE/ACM Int. Conf. Hardw./Softw. Codesign Syst. Synth. (CODES+ISSS), New York, NY, USA, 2009, pp. 443-452.
27. M. Ceriani, F. Ferrandi, P. L. Lanzi, D. Sciuto, and A. Tumeo, "Multiprocessor systems-on-chip synthesis using multi-objective evolutionary computation," in Proc. ACM 12th Annu. Conf. Genet. Evol. Comput. (GECCO), New York, NY, USA, 2010, pp. 1267-1274.
28. H.-Y. Liu and L. Carloni, "On learning-based methods for design-space exploration with high-level synthesis," in Proc. 50th ACM/EDAC/IEEE Design Autom. Conf. (DAC), Austin, TX, USA, May 2013, pp. 1-7.
29. D. Sheldon, F. Vahid, and S. Lonardi, "Soft-core processor customization using the design of experiments paradigm," in Proc. Conf. Design Autom. Test Europe (DATE), Nice, France, 2007, pp. 821-826.
30. R. E. Wunderlich, T. F. Wenisch, B. Falsafi, and J. C. Hoe, "SMARTS: Accelerating microarchitecture simulation via rigorous statistical sampling," in Proc. ACM 30th Annu. Int. Symp. Comput. Archit. (ISCA), New York, NY, USA, 2003, pp. 84-97.
31. E. Perelman, G. Hamerly, M. V. Biesbrouck, T. Sherwood, and B. Calder, "Using SimPoint for accurate and efficient simulation," ACM SIGMETRICS Perform. Eval. Rev., vol. 31, no. 1, pp. 318-319, 2003.
32. M. V. Biesbrouck, B. Calder, and L. Eeckhout, "Efficient sampling startup for SimPoint," IEEE Micro, vol. 26, no. 4, pp. 32-42, Jul. 2006.
33. M. Monchiero, J. H. Ahn, A. Falcón, D. Ortega, and P. Faraboschi, "How to simulate 1000 cores," SIGARCH Comput. Archit. News, vol. 37, pp. 10-19, Jul. 2009.
34. O. Villa, A. Tumeo, S. Secchi, and J. B. Manzano, "Fast and accurate simulation of the Cray XMT multithreaded supercomputer," IEEE Trans. Parallel Distrib. Syst., vol. 23, no. 12, pp. 2266-2279, Dec. 2012.
35. R. Sinha, A. Prakash, and H. Patel, "Parallel simulation of mixedabstraction SystemC models on GPUs and multicore CPUs," in Proc. 2012 17th Asia South Pac. Design Autom. Conf. (ASP-DAC), Sydney, NSW, Australia, Jan. 2012, pp. 455-460.
36. S. Khan, P. Xekalakis, J. Cavazos, and M. Cintra, "Using predictive modeling for cross-program design space exploration in multicore systems," in Proc. 16th Int. Conf. Parallel Archit. Compilation Tech. (PACT), Brasov, Romania, Sep. 2007, pp. 327-338.
37. H. Cook and K. Skadron, "Predictive design space exploration using genetically programmed response surfaces," in Proc. ACM 45th Annu. Design Autom. Conf. (DAC), New York, NY, USA, 2008, pp. 960-965.
38. P. J. Joseph, K. Vaswani, and M. J. Thazhuthaveetil, "Construction and use of linear regression models for processor performance analysis," in Proc. Symp. High Perform. Comput. Archit., Austin, TX, USA, 2006, pp. 99-108.
39. P. J. Joseph, K. Vaswani, and M. J. Thazhuthaveetil, "A predictive performance model for superscalar processors," in Proc. 39th Annu. IEEE/ACM Int. Symp. Microarchit. (MICRO), Washington, DC, USA, 2006, pp. 161-170.
40. E. Ipek et al., "Efficient architectural design space exploration via predictive modeling," ACM Trans. Archit. Code Optim., vol. 4, no. 4, pp. 1-34, 2008.
41. Q. Guo, T. Chen, Y. Chen, L. Li, and W. Hu, "Microarchitectural design space exploration made fast," Microprocess. Microsyst., vol. 37, no. 1, pp. 41-51, 2013.
42. M. Zuluaga, A. Krause, P. Milder, and M. Püschel, "'Smart' design space sampling to predict Pareto-optimal solutions," in Proc. 13th ACM SIGPLAN/SIGBED Int. Conf. Lang. Compilers Tools Theory Embedded Syst. (LCTES), New York, NY, USA, 2012, pp. 119-128.
43. G. Mariani et al., "A correlation-based design space exploration methodology for multi-processor systems-on-chip," in Proc. 47th ACM/IEEE Design Autom. Conf. (DAC), Anaheim, CA, USA, 2010, pp. 120-125.
44. W. Zhi-xin and J. Gang, "A parallel genetic algorithm in multi-objective optimization," in Proc. Control Decis. Conf. (CCDC) Chinese, Guilin, China, Jun. 2009, pp. 3497-3501.
45. D. Thain, T. Tannenbaum, and M. Livny, "Distributed computing in practice: The Condor experience," Concurr. Pract. Exp., vol. 17, nos. 2-4, pp. 323-356, 2005.
46. H. Jordan et al., "A multi-objective auto-tuning framework for parallel codes," in Proc. Int. Conf. High Perform. Comput. Netw. Storage Anal., Los Alamitos, CA, USA, 2012, pp. 10:1-10:12.
47. J. L. Risco-Martín, D. Atienza, J. Manuel Colmenar, and O. Garnica, "A parallel evolutionary algorithm to optimize dynamic memory managers in embedded systems," J. Parallel Comput., vol. 36, pp. 572-590, Oct. 2010.
48. T. Stanley and T. Mudge, "A parallel genetic algorithm for multiobjective microprocessor design," in Proc. 6th Int. Conf. Genet. Algorithms, San Francisco, CA, USA, 1995, pp. 597-604.
49. E. K. Ardestani and J. Renau, "ESESC: A fast multicore simulator using time-based sampling," in Proc. 2013 IEEE 19th Int. Symp. High Perform. Comput. Archit. (HPCA), Washington, DC, USA, pp. 448-459.
50. S. Shakya and R. Santana, "An EDA based on local Markov property and Gibbs sampling," in Proc. 10th Annu. Conf. Genet. Evol. Comput. (GECCO), New York, NY, USA, 2008, pp. 475-476.
51. R. Santana et al., "MATEDA: A suite of EDA programs in Matlab," Dept. Comput. Sci. Artif. Intell., Univ. Basque Country, Leioa, Spain, Tech. Rep. EHU-KZAA-IK-2/09, Feb. 2009.
52. A. Blum, Neural Networks in C++: An Object-Oriented Framework for Building Connectionist Systems. New York, NY, USA: Wiley, 1992.
53. M. Pelikan and K. Sastry, "Fitness inheritance in the Bayesian optimization algorithm," in Genet. Evol. Comput. (Lecture Notes in Computer Science 3103), Berlin, Germany: Springer, 2004, pp. 48-59.
54. T. Okabe, Y. Jin, and B. Sendhoff, "A critical survey of performance indices for multi-objective optimization," in Proc. IEEE Congr. Evol. Comput., Canberra, ACT, Australia, 2003, pp. 878-885.
55. K. Deb, A. Pratap, S. Agarwal, and T. Meyarivan, "A fast and elitist multiobjective genetic algorithm: NSGA-II," IEEE Trans. Evol. Comput., vol. 6, no. 2, pp. 182-197, Apr. 2002.
56. Y. Jin, M. Olhofer, and B. Sendhoff, "Managing approximate models in evolutionary aerodynamic design optimization," in Proc. Congr. Evol. Comput., vol. 1. Seoul, Korea, 2001, pp. 592-599.
57. P. van Stralen and A. D. Pimentel, "Using chip multithreading to speed up scenario-based design space exploration: A case study," in Proc. ACM 6th Workshop Rapid Simulat. Perform. Eval. Methods Tools (RAPIDO), New York, NY, USA, 2014, pp. 1:1-1:7.
58. G. Mariani, G. Palermo, V. Zaccaria, and C. Silvano, "Design-space exploration and runtime resource management for multicores," ACM Trans. Embedded Comput. Syst., vol. 13, pp. 20:1-20:27, Sep. 2013.
59. K. Deb, L. Thiele, M. Laumanns, and E. Zitzler, "Scalable multi-objective optimization test problems," in Proc. Congr. Evol. Comput. (CEC), vol. 1. Honolulu, HI, USA, 2002, pp. 825-830.