ReSPIR: A response surface-based pareto iterative refinement for application-specific design space exploration

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 28, Issue 12, 2009, Pages 1816-1829

  Palermo, Gianluca ^a   Silvano, Cristina ^a   Zaccaria, Vittorio ^a  

^a POLITECNICO DI MILANO   (Italy)

Author keywords

Application specific processors; Chip multiprocessors; Design space exploration

Indexed keywords

APPLICATION SPECIFIC PROCESSORS; APPLICATION-SPECIFIC; ARCHITECTURE CONFIGURATION; CHIP MULTIPROCESSOR; CUSTOMIZABLE; DESIGN SPACE EXPLORATION; FEASIBLE SOLUTION; FIGURES OF MERITS; HEURISTIC TECHNIQUES; ITERATIVE REFINEMENT; MULTI-OBJECTIVE OPTIMIZATION PROBLEM; MULTIPLE CONSTRAINT; MULTIPROCESSOR SYSTEMS ON CHIPS; ON-CHIP MULTIPROCESSOR; PARETO FRONT; RESPONSE SURFACE; RESPONSE SURFACE MODELING; SHARED MEMORIES; SIMULATION-BASED; SYSTEM LEVELS; TARGET DESIGN; TRADE OFF;

DESIGN OF EXPERIMENTS; FAULT TOLERANCE; HEURISTIC METHODS; MICROPROCESSOR CHIPS; MULTIOBJECTIVE OPTIMIZATION; QUALITY ASSURANCE; SPACE RESEARCH; SURFACE PROPERTIES; SYSTEMS ANALYSIS;

MULTIPROCESSING SYSTEMS;

EID: 70450247054     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2009.2028681     Document Type: Article

References (40)

1. K. Keutzer, S. Malik, A. R. Newton, J. Rabaey, and A. Sangiovanni- Vincentelli, "System level design: Orthogonalization of concerns and platform-based design," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol.19, no.12, pp. 1523-1543, Dec. 2000.
2. E. Perelman, G. Hamerly, M. Van Biesbrouck, T. Sherwood, and B. Calder, "Using SimPoint for accurate and efficient simulation," ACM SIGMETRICS Perform. Eval. Rev., vol.31, no.1, pp. 318-319, Jun. 2003.
3. J. Renau, B. Fraguela, J. Tuck, W. Liu, M. Prvulovic, L. Ceze, S. Sarangi, P. Sack, K. Strauss, and P. Montesinos, SESC Simulator, Jan. 2005. [Online]. Available: http://sesc.sourceforge.net
4. S. C. Woo, M. Ohara, E. Torrie, J. P. Singh, and A. Gupta, "SPLASH-2 programs: Characterization and methodological considerations," in Proc. 22nd Int. Symp. Comput. Archit., 1995, pp. 24-36.
5. G. Palermo, C. Silvano, and V. Zaccaria, "Multi-objective design space exploration of embedded system," J. Embed. Comput., vol.1, no.3, pp. 305-316, 2006.
6. G. Ascia, V. Catania, A. G. Di Nuovo, M. Palesi, and D. Patti, "Efficient design space exploration for application specific systems-on-a-chip," J. Syst. Archit., vol.53, no.10, pp. 733-750, Oct. 2007.
7. P. J. Joseph, K. Vaswani, and M. J. Thazhuthaveetil, "A predictive performance model for superscalar processors," in Proc. 39th Annu. IEEE/ACM Int. Symp. Microarchitecture, MICRO-39, 2006, pp. 161-170.
8. P. J. Joseph, K. Vaswani, and M. J. Thazhuthaveetil, "Construction and use of linear regression models for processor performance analysis," in Proc. 12th Int. Symp. High-Perform. Comput. Archit., 2006, pp. 99-108.
9. B. C. Lee and D. M. Brooks, "Accurate and efficient regression modeling for microarchitectural performance and power prediction," in Proc. 12th Int. Conf. Archit. Support Program. Lang. Oper. Syst., 2006, pp. 185-194.
10. E. Ïpek, S. A. McKee, R. Caruana, B. R. de Supinski, and M. Schulz, "Efficiently exploring architectural design spaces via predictive modeling," in Proc. 12th Int. Conf. Archit. Support Program. Lang. Oper. Syst., 2006, pp. 195-206.
11. D. Sheldon, F. Vahid, and S. Lonardi, "Soft-core processor customization using the design of experiments paradigm," in Proc. Conf. DATE, 2007, pp. 821-826.
12. J. J. Yi, D. J. Lilja, and D. M. Hawkins, "A statistically rigorous approach for improving simulation methodology," in Proc. 9th Int. Symp. HPCA, 2003, pp. 281-291.
13. G. Palermo, C. Silvano, and V. Zaccaria, "An efficient design space exploration methodology for multiprocessor SoC architectures based on response surface methods," in Proc. IC-SAMOS, 2008, pp. 150-157.
14. G. Palermo, C. Silvano, and V. Zaccaria, "An efficient design space exploration methodology for on-chip multiprocessors subject to applicationspecific constraints," in Proc. SASP, 2008, pp. 75-82.
15. Synopsys, IP-Based Design-Core Consultant. [Online]. Available: www.synopsys.com/products/designware/core-consultant.html
16. C. L. Hwang and A. S. M. Masud, Multiple Objective Decision Making-Methods and Applications: A State-of-the-Art Survey, vol.164. Berlin, Germany: Springer-Verlag, 1979.
17. T. Okabe, Y. Jin, and B. Sendhoff, "A critical survey of performance indices for multi-objective optimization," in Proc. IEEE Congr. Evol. Comput., 2003, pp. 878-885.
18. A. Jaszkiewicz and P. Czyzak, "Pareto simulated annealing-A metaheuristic technique for multiple-objective combinatorial optimization," J. Multi-Criteria Decis. Anal., vol.7, no.1, pp. 34-47, Jan. 1998.
19. E. Zitzler and L. Thiele, "Multiobjective evolutionary algorithms: A comparative case study and the strength Pareto approach," IEEE Trans. Evol. Comput., vol.3, no.4, pp. 257-271, Nov. 1999.
20. T. J. Santner, B. Williams, and W. Notz, The Design and Analysis of Computer Experiments. New York: Springer-Verlag, 2003.
21. D. C. Montgomery, Design and Analysis of Experiments. Hoboken, NJ: Wiley, 2005.
22. B. Lee, D. Brooks, B. Supinski, M. Schulz, K. Singh, and S. McKee, "Methods of inference and learning for performance modeling of parallel applications," in Proc. 12th ACM SIGPLAN Symp. PPoPP, Mar. 2007, pp. 249-258.
23. T. Berling and P. Runeson, "Efficient evaluation of multifactor dependent system performance using fractional factorial design," IEEE Trans. Softw. Eng., vol.29, no.9, pp. 769-781, Sep. 2003.
24. D. Culler, J. P. Singh, and A. Gupta, Parallel Computer Architecture: A Hardware/Software Approach. San Mateo, CA: Morgan Kaufmann, Aug. 1998.
25. Y. Li, B. Lee, D. Brooks, Z. Hu, and K. Skadron, "CMP design space exploration subject to physical constraints," in Proc. 12th Int. Symp. High- Perform. Comput. Archit., Jan. 2006, pp. 15-26.
26. M. Monchiero, R. Canal, and A. Gonzalez, "Power/performance/thermal design-space exploration for multicore architectures," IEEE Trans. Parallel Distrib. Syst., vol.19, no.5, pp. 666-681, May 2008.
27. S. Wilton and N. Jouppi, "CACTI: An enhanced cache access and cycle time model," IEEE J. Solid-State Circuits, vol.31, no.5, pp. 677-688, May 1996.
28. D. Brooks, V. Tiwari, and M. Martonosi, "WATTCH: A framework for architectural-level power analysis and optimizations," in Proc. ISCA, 2000, pp. 83-94.
29. R. Teodorescu and J. Torrellas, "Variation-aware application scheduling and power management for chip multiprocessors," in Proc. 35th ISCA, 2008, pp. 363-374.
30. W. Kim, M. S. Gupta, G.-Y. Wei, and D. Brooks, "System level analysis of fast, per-core DVFs using on-chip switching regulators," in Proc. IEEE 14th Int. Symp. HPCA, Feb. 2008, pp. 123-134.
31. E. Ipek, O. Mutlu, J. F. Martinez, and R. Caruana, "Self-optimizing memory controllers: A reinforcement learning approach," in Proc. 35th ISCA, Jun. 2008, pp. 39-50.
32. A. Tiwari and J. Torrellas, "Facelift: Hiding and slowing down aging in multicores," in Proc. 41st IEEE/ACM Int. Symp. Microarchitecture, MICRO-41, Nov. 2008, pp. 129-140.
33. D. C. Montgomery and G. C. Runger, Applied Statistics and Probability for Engineers. Hoboken, NJ: Wiley, 2006.
34. C. Bishop, Neural Networks for Pattern Recognition. London, U.K.: Oxford Univ. Press, 2002.
35. S. E. Fahlman, D. Baker, and J. Boyan, "The Cascade 2 learning architecture," Carnegie Mellon Univ., Pittsburgh, PA, Tech. Rep. CMU-CS-TR- 96-184, 1996.
36. M. J. D. Powell, "The theory of radial basis functions," in Advances in Numerical Analysis II: Wavelets, Subdivision, and Radial Basis Functions, W. Light, Ed. London, U.K.: Oxford Univ. Press, 1992, pp. 105-210.
37. Standard Performance Evaluation Corporation, SPEC CPU2006. [Online]. Available: www.spec.org/cpu 2006
38. K. I. Smith, R. M. Everson, J. E. Fieldsend, C. Murphy, and R. Misra, "Dominance-based multiobjective simulated annealing," IEEE Trans. Evol. Comput., vol.12, no.3, pp. 323-342, Jun. 2008.
39. K. Deb, S. Agrawal, A. Pratab, and T. Meyarivan, "A fast and elitist multiobjective genetic algorithm: NSGA-II," in Proc. Parallel Probl. Solving From Nature VI Conf., 2000, pp. 849-858.
40. M. Li, R. Sasanka, S. Adve, Y.-K. Chen, and E. Debes, "The ALPBench benchmark suite for complex multimedia applications," in Proc. IEEE Int. Workload Characterization Symp., Sep. 2005, pp. 34-45.