Efficient design space exploration for application specific systems-on-a-chip

Journal of Systems Architecture

Volumn 53, Issue 10, 2007, Pages 733-750

  Ascia, Giuseppe ^a   Catania, Vincenzo ^a   Di Nuovo, Alessandro G ^a   Palesi, Maurizio ^a   Patti, Davide ^a  

^a UNIVERSITY OF CATANIA   (Italy)

Author keywords

Design space exploration; Embedded system design; Evolutionary computation; Fuzzy estimation; Multi objective optimization; Very long instruction word processor

Indexed keywords

DATA STORAGE EQUIPMENT; EMBEDDED SYSTEMS; EVOLUTIONARY ALGORITHMS; FUZZY LOGIC; LOGIC DESIGN; MULTIOBJECTIVE OPTIMIZATION;

DESIGN SPACE EXPLORATION (DSE); EMBEDDED SYSTEM DESIGN; FUZZY ESTIMATION; VERY LONG INSTRUCTION WORD PROCESSORS;

MICROPROCESSOR CHIPS;

EID: 34248506586     PISSN: 13837621     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.sysarc.2007.01.004     Document Type: Article

References (34)

1. Vahid F., and Givargis T. Platform tuning for embedded systems design. IEEE Computer 34 3 (2001) 112-114
2. Givargis T., Vahid F., and Henkel J. System-level exploration for Pareto-optimal configurations in parameterized System-on-a-Chip. IEEE Transactions on Very Large Scale Integration Systems 10 2 (2002) 416-422
3. Fornaciari W., Sciuto D., Silvano C., and Zaccaria V. A sensitivity-based design space exploration methodology for embedded systems. Design Automation for Embedded Systems 7 (2002) 7-33
4. Ascia G., Catania V., and Palesi M. A multi-objective genetic approach for system-level exploration in parameterized systems-on-a-chip. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 24 4 (2005) 635-645
5. G. Hekstra, D.L. Hei, P. Bingley, F. Sijstermans, TriMedia CPU64 design space exploration, in: International Conference on Computer Design, Austin, TX, 1999, pp. 599-606.
6. S.G. Abraham, B.R. Rau, R. Schreiber, Fast design space exploration through validity and quality filtering of subsystem designs, Tech. Rep. HPL-2000-98, HP Laboratories Palo Alto (July 2000).
7. R. Szymanek, F. Catthoor, K. Kuchcinski, Time-energy design space exploration for multi-layer memory architectures, in: Design, Automation and Test in Europe, 2004, pp. 181-190.
8. S. Neema, J. Sztipanovits, G. Karsai, Design-space construction and exploration in platform-based design, Tech. Rep. ISIS-02-301, Institute for Software Integrated Systems Vanderbilt University Nashville Tennessee 37235 (June 2002).
9. Ghosh A., and Givargis T. Cache optimization for embedded processor cores: an analytical approach. ACM Transactions on Design Automation of Electronic Systems 9 4 (2004) 419-440
10. Eeckhout L., Nussbaum S., Smith J.E., and Bosschere K.D. Statistical simulation: adding efficiency to the computer designer's toolbox. IEEE Micro 23 5 (2003) 26-38
11. S. Eyerman, L. Eechhout, K.D. Bosschere, Efficient design space exploration of high performance embedded out-of-order processors, in: DATE, 2006.
12. Mazumder P., and Rudnick E.M. Genetic algorithms for VLSI design. Layout & Test Automation (1999), Prentice Hall, Inc.
13. C.J. Alpert, L.W. Hagen, A.B. Kahng, A hybrid multilevel/genetic approach for circuit partitioning, in: Fifth ACM/SIGDA Physical Design Workshop, 1996, pp. 100-105.
14. Shahookar K., and Mazumder P. A genetic approach to standard cell placement using metagenetic parameter optimization. IEEE Transactions on Computer-Aided Design 9 (1990) 500-511
15. Lienig J., and Thulasiraman K. A genetic algorithm for channel routing in VLSI circuits. Evolutionary Computation 1 4 (1993) 293-311
16. Y.-M. Jiang, K.-T. Cheng, A. Krstic, Estimation of maximum power and instantaneous current using a genetic algorithm, in: Proceedings of IEEE Custom Integrated Circuits Conference, 1997, pp. 135-138.
17. V. Kommu, I. Pomenraz, GAFAP: Genetic algorithm for FPGA technology mapping, in: European Design Automation Conference, 1993, pp. 300-305.
18. Alpert C.J., and Kahng A.B. Recent developments in netlist partitioning: a survey. VLSI Journal 19 1-2 (1995) 1-81
19. Saab D., Saab Y., and Abraham J. Automatic test vector cultivation for sequential VLSI circuits using genetic algorithms. IEEE Transactions on Computer-Aided Design 15 10 (1996) 1278-1285
20. G. Ascia, V. Catania, M. Palesi, Parameterized system design based on genetic algorithms, in: 9th International Symposium on Hardware/Software Co-Design, Copenhagen, Denmark, 2001, pp. 177-182.
21. Ascia G., Catania V., and Palesi M. A GA based design space exploration framework for parameterized system-on-a-chip platforms. IEEE Transactions on Evolutionary Computation 8 4 (2004) 329-346
22. W. Fornaciari, D. Sciuto, C. Silvano, V. Zaccaria, A design framework to efficiently explore energy-delay tradeoffs, in: 9th International Symposium on Hardware/Software Co-Design, Copenhagen, Denmark, 2001, pp. 260-265.
23. G. Ascia, V. Catania, M. Palesi, Tuning methodologies for parameterized systems design, in: K.A. Publisher (Ed.), System on Chip for Realtime Systems, 2002.
24. E. Zitzler, M. Laumanns, L. Thiele, SPEA2: Improving the performance of the strength pareto evolutionary algorithm, in: EUROGEN 2001, Evolutionary Methods for Design, Optimization and Control with Applications to Industrial Problems, Athens, Greece, 2001, pp. 95-100.
25. Zitzler E., and Thiele L. Multiobjective evolutionary algorithms: a comparative case study and the strength pareto approach. IEEE Transactions on Evolutionary Computation 4 3 (1999) 257-271
26. Wang L.-X., and Mendel J.M. Generating fuzzy rules by learning from examples. IEEE Transactions on System, Man and Cybernetics 22 (1992) 1414-1427
27. Takagi T., and Sugeno M. Fuzzy identification of systems and its application to modeling and control. IEEE Transactions on System, Man and Cybernetics 15 (1985) 116-132
28. J.A. Fisher, Very long instruction word architectures and the ELI512, in: Tenth Annual International Symposium on Computer Architecture, 1983, pp. 140-150.
29. An infrastructure for research in instruction-level parallelism. .
30. G. Ascia, V. Catania, M. Palesi, D. Patti, EPIC-Explorer: a parameterized VLIW-based platform framework for design space exploration, in: First Workshop on Embedded Systems for Real-Time Multimedia (ESTIMedia), Newport Beach, California, USA, 2003, pp. 65-72.
31. D. Patti, M. Palesi, EPIC-Explorer. (July 2003).
32. Zeng X.-J., and Keane J.A. Approximation capabilities of hierarchical fuzzy systems. IEEE Transactions on Fuzzy Systems 13 5 (2005) 659-672
33. Zitzler E., Thiele L., Laumanns M., Fonseca C.M., and da Fonseca V.G. Performance assessment of multiobjective optimizers: an analysis and review. IEEE Transactions on Evolutionary Computation 7 2 (2003) 117-132
34. J.D. Knowles, L. Thiele, E. Zitzler, A tutorial on the performance assessment of stochastive multiobjective optimizers, Tech. Rep. TIK-Report No. 214, Computer Engineering and Networks Laboratory, ETH Zurich, Swiss (February 2006). .