Using predictive modeling for cross-program design space exploration in multicore systems

Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT

Volumn , Issue , 2007, Pages 327-338

  Khan, Salman ^a   Xekalakis, Polychronis ^a   Cavazos, John ^a   Cintra, Marcelo ^a  

^a UNIVERSITY OF EDINBURGH   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION RANGE; COMPILATION TECHNIQUES; DELAY METRIC; DESIGN SPACES; EXECUTION TIME; FABRICATION TECHNOLOGIES; IN-CHIP; INTERNATIONAL CONFERENCES; MACHINE-LEARNING; MULTI CORE SYSTEMS; NEW APPLICATIONS; ORDERS-OF-MAGNITUDE; PARALLEL APPLICATIONS; PARALLEL ARCHITECTURES; PERFORMANCE METRICS; PREDICTION ERRORS; PREDICTIVE MODELING; PROGRAM DESIGN; THREAD-LEVEL SPECULATION;

ARTIFICIAL INTELLIGENCE; BENCHMARKING; FORECASTING; LEARNING ALGORITHMS; LEARNING SYSTEMS; NANOTECHNOLOGY; OPTICAL DESIGN; PARALLEL PROCESSING SYSTEMS; SPACE RESEARCH; TURBO CODES;

DESIGN OF EXPERIMENTS;

EID: 47849123249     PISSN: 1089795X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/PACT.2007.4336223     Document Type: Conference Paper

References (25)

1. F. Agakov, E. Bonilla, J.Cavazos, B.Franke, G. Fursin, M. O'Boyle, J. Thomson, M. Toussaint, and C. Williams. "Using Machine Learning to Focus Iterative Optimization." Intl. Symp. on Code Generation and Optimization, pages 295-308, March 2006.
2. L. Bachega, J. Brunheroto, L. DeRose, P. Mindlin, and J. Moreira. "The Bluegene/L Pseudo Cycle-Accurate Simulator." Intl. Symp. on Performance Analysis of Systems and Software, pages 36-44, March 2004.
3. H. Berry, D. G. Prez, and O. Temam. "Chaos in computer performance." Chaos, 16(1), December 2005.
4. C. Bishop. Neural Networks for Pattern Recognition. Oxford University Press, 2005.
5. J. Cavazos, C. Dubach, F. Agakov, E. Bonilla, M. O'Boyle, G. Fursin, and O. Temam. "Automatic Performance Model Construction for the Fast Software Exploration of New Dardware Designs." Intl. Workshop on Compiler and Architecture Support for Embedded Systems, pages 24-34, October 2006.
6. L. Eeckhout, R. H. Bell Jr., B. Stougie, K. D. Bosschere, and L. K. John. "Control Flow Modeling in Statistical Simulation for Accurate and Efficient Processor Design Studies." Intl. Symp. on Computer Architecture, pages 350-363, June 2004.
7. E. Ipek, S. A. McKee, B. R. de Supinski, M. Schulz, and R. Caruana. "Efficiently Exploring Architectural Design Spaces via Predictive Modeling." Intl. Conf. on Architectural Support for Programming Languages and Operating Systems, pages 195-206, October 2006.
8. P. J. Joseph, K. Vaswani and M. J. Thazhuthaveetil. "A Predictive Model for Superscalar Processor Performance." Intl. Symp. on Microarchitecture, pages 161-70, December 2006.
9. S. Jourdan, J. Stark, T. H. Hsing, and Y. N. Patt. "Recovery Requirements of Branch Prediction Storage Structures in the Presence of Mispredicted-Path Execution." Intl. Journal of Parallel Programming, 25(5), pages 363-383, 1997.
10. T. Karkhanis and J. E. Smith. "A First-Order Superscalar Processor Model." Intl. Symp. on Computer Architecture, pages 338-349, June 2004.
11. B. C. Lee and D. M. Brooks. "Accurate and Efficient Regression Modeling for Microarchitectural Performance and Power Prediction." Intl. Conf. on Architectural Support for Programming Languages and Operating Systems, pages 185-194, October 2006.
12. B. C. Lee, D. M. Brooks, B. R. de Supinski, M. Schulz, K. Singh, and S. A. McKee. "Methods of Inference and Learning for Performance Modeling of Parallel Applications." Symp. on Principles and Practice of Parallel Programming, pages 249-258, March 2007.
13. W. Liu, J. Tuck, L. Ceze, W. Ahn, K. Strauss, J. Renau, and J. Torrellas. "POSH: A TLS Compiler that Exploits Program Structure." Symp. on Principles and Practice of Parallel Programming, pages 158-167, March 2006.
14. D. J. C. MacKay. "Bayesian Interpolation." Neural Computation, 4(3), pages 415-447, 1992.
15. S. McFarling. "Combining Branch Predictors." WRL Technical Note, TN-36, 1993.
16. A. Monsifrot, F. Bodin, and R. Quiniou. "A Machine Learning Approach to Automatic Production of Compiler Heuristics." Intl. Conf. on Artificial Intelligence: Methodology, Systems, Applications, LNCS 2443, pages 41-50, 2002.
17. J. Renau, B. Fraguela, J. Tuck, W. Liu, M. Prvulovic, L. Ceze, S. Sarangi, P. Sack, K. Strauss, and P. Montesinos. SESC Simulator. http://sesc.sourceforge.net, January 2005.
18. J. Renau, J. Tuck, W. Liu, L. Ceze, K. Strauss, and J. Torrellas. "Tasking with Out-of-Order Spawn in TLS Chip Multiprocessors: Microarchitecture and Compilation." Intl. Conf. on Supercomputing, pages 179-188, June 2005.
19. T. Sherwood, E. Perelman, G. Hamerly, and B. Calder. "Automatically Characterizing Large Scale Program Behavior." Intl. Symp. on Architectural Support for Programming Languages and Operating Systems, pages 45-57, December 2002.
20. P. Shivakumar, and N. P. Jouppi. CACTI 3.0: An Integrated Cache Timing, Power, and Area Model. WRL Research Report, 2001/2.
21. SPEC Benchmark Suite. http://www.spec.org.
22. M. Stephenson and S. P. Amarasinghe. "Predicting Unroll Factors Using Supervised Classification." Intl. Symp. on Code Generation and Optimization, pages 123-134, March 2005.
23. S. C. Woo, M. Ohara, E. Torrie, J. P. Singh, and A. Gupta. "The SPLASH-2 Programs: Characterization and Methodological Considerations." Intl. Symp. on Computer Architecture, pages 24-36, June 1995.
24. J. J. Yi, S. V. Kodakara, R. Sendag, D. J. Lilja, and D. M. Hawkins. "Characterizing and Comparing Prevailing Simulation Techniques." Intl. Symp. on High-Performance Computer Architecture, pages 266-277, February 2005.
25. R. Wunderlich, T. F. Wenish, B. Falsafi, and J. C. Hoe. "SMARTS: Accelerating Microarchitectural Simulation via Rigorous Statistical Sampling" Intl. Symp. on Computer Architecture , pages 84-95, June 2003.