Ant colony heuristic for mapping and scheduling tasks and communications on heterogeneous embedded systems

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 29, Issue 6, 2010, Pages 911-924

  Ferrandi, Fabrizio ^a   Lanzi, Pier Luca ^a   Pilato, Christian ^a   Sciuto, Donatella ^a   Tumeo, Antonino ^a,b  

^a POLITECNICO DI MILANO   (Italy)

^b PACIFIC NORTHWEST NATIONAL LABORATORY   (United States)

Author keywords

Ant colony optimization (ACO); Communications; Field programmable gate arrays (FPGA); Mapping; Multiprocessors; Scheduling

Indexed keywords

ARTIFICIAL INTELLIGENCE; COMMUNICATION; EMBEDDED SYSTEMS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); GENETIC ALGORITHMS; MAPPING; MULTIPROCESSING SYSTEMS; OPTIMIZATION; SCHEDULING; SIMULATED ANNEALING; TABU SEARCH;

ANT COLONY OPTIMIZATION (ACO); APPLICATION PERFORMANCE; EMBEDDED PLATFORMS; HETEROGENEOUS EMBEDDED SYSTEM; HETEROGENEOUS MULTIPROCESSORS; MULTIPROCESSORS; SCHEDULING TASKS; TARGET ARCHITECTURES;

ANT COLONY OPTIMIZATION;

EID: 77952945784     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2010.2048354     Document Type: Article

References (47)

1. W. Wolf, "The future of multiprocessor systems-on-chips," in Proc. 41st Assoc. Comput. Machinery/IEEE Design Automat. Conf. (DAC), 2004, pp. 681-685.
2. D. Bernstein, M. Rodeh, and I. Gertner, "On the complexity of scheduling problems for parallel/pipelined machines," IEEE Trans. Comput., vol.38, no.9, pp. 1308-1313, Sep. 1989.
3. J. I. Hidalgo and J. Lanchares, "Functional partitioning for hardwaresoftware codesign using genetic algorithms," in Proc. 23rd EUROMICRO Conf., 1997, pp. 631-638.
4. T. Wiangtong, P. Cheung, and W. Luk, "Comparing three heuristic search methods for functional partitioning in hardware-software codesign," Design Automat. Embedded Syst., vol.6, no.4, pp. 425-449, Jul. 2002.
5. P. Eles, Z. Peng, K. Kuchcinski, and A. Doboli, "System level hardware/software partitioning based on simulated annealing and tabu search," Design Automat. Embedded Syst., vol.2, no.1, pp. 5-32, Jan. 1997.
6. S. Banerjee, E. Bozorgzadeh, and N. D. Dutt, "Integrating physical constraints in hw-sw partitioning for architectures with partial dynamic reconfiguration," IEEE Trans. Very Large Scale Integr. Syst., vol.14, no.11, pp. 1189-1202, Nov. 2006.
7. I. Issenin, E. Brockmeyer, B. Durinck, and N. D. Dutt, "Data-reusedriven energy-aware cosynthesis of scratch pad memory and hierarchical bus-based communication architecture for multiprocessor streaming applications," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol.27, no.8, pp. 1439-1452, Aug. 2008.
8. M. Dorigo, V. Maniezzo, and A. Colorni, "The ant system: Optimization by a colony of cooperating agents," IEEE Trans. Syst., Man, Cybern., vol.26, no.1, pp. 29-41, Feb. 1996.
9. A. Tumeo, M. Branca, L. Camerini, M. Ceriani, M. Monchiero, G. Palermo, F. Ferrandi, and D. Sciuto, "Prototyping pipelined applications on a heterogeneous FPGA multiprocessor virtual platform," in Proc. IEEE/Assoc. Comput. Machinery Asia South Pacific Design Automat. Conf. (ASPDAC), Jan. 2009, pp. 317-322.
10. P. Brucker, A. Drexl, R. Mohring, K. Neumann, and E. Pesch, "Resource-constrained project scheduling: Notation, classification, models, and methods," Eur. J. Operat. Res., vol.112, no.1, pp. 3-41, Jan. 1999.
11. R. Niemann and P. Marwedel, "An algorithm for hardware/software partitioning using mixed integer linear programming," Design Automat. Embedded Syst., vol.2, no.2, pp. 125-163, Mar. 1997.
12. T.-Y. Yen and W. Wolf, "Communication synthesis for distributed embedded systems," in Proc. IEEE/Assoc. Comput. Machinery Int. Conf. Comput.-Aided Design (ICCAD), 1995, pp. 288-294.
13. Y. Lam, J. Coutinho, W. Luk, and P. Leong, "Optimising multiloop programs for heterogeneous computing systems," in Proc. 5th Southern Conf. Program. Logic (SPL), 2009, pp. 129-134.
14. Y. Xie andW.Wolf, "Allocation and scheduling of conditional task graph in hardware/software co-synthesis," in Proc. Conf. Design, Automat. Test Eur. (DATE), 2001, pp. 620-625.
15. D. Wu, B. Al-Hashimi, and P. Eles, "Scheduling and mapping of conditional task graphs for the synthesis of low power embedded systems," in Proc. Design, Automat. Test Conf. Eur. (DATE), 2003, pp. 90-95.
16. M. Girkar and C. D. Polychronopoulos, "The hierarchical task graph as a universal intermediate representation," Int. J. Parallel Program, vol.22, no.5, pp. 519-551, 1994.
17. D. G. Feitelson, L. Rudolph, U. Schwiegelshohn, K. C. Sevcik, and P. Wong, "Theory and practice in parallel job scheduling," in Proc. Job Scheduling Strategies Parallel Process. (IPPS), 1997, pp. 1-34.
18. K. Wilken, J. Liu, and M. Heffernan, "Optimal instruction scheduling using integer programming," in Proc. Assoc. Comput. Machinery Conf. Program. Language Design Implement. (PLDI), 2000, pp. 121-133.
19. S. J. Beaty, "Genetic algorithms versus tabu search for instruction scheduling," in Proc. Int. Conf. Neural Netw. Genetic Algorithms, Feb. 1993, pp. 496-501.
20. M. Grajcar, "Genetic list scheduling algorithm for scheduling and allocation on a loosely coupled heterogeneous multiprocessor system," in Proc. 36th Assoc. Comput. Machinery/IEEE Conf. Design Automat. (DAC), 1999, pp. 280-285.
21. S. Jin, G. Schiavone, and D. Turgut, "A performance study of multiprocessor task scheduling algorithms," J. Supercomput., vol.43, no.1, pp. 77-97, 2008.
22. F. Vahid and T. Le, "Extending the kernighan/lin heuristic for hardware and software functional partitioning," Design Automat. Embedded Syst., vol.2, no.2, pp. 237-261, Mar. 1997.
23. J. Teich, T. Blickle, and L. Thiele, "An evolutionary approach to systemlevel synthesis," in Proc. 5th Int. Workshop Hardware/Software Co-Design (CODES), 1997, pp. 167-171.
24. R. P. Dick and N. K. Jha, "MOGAC: A multiobjective genetic algorithm for hardware-software cosynthesis of distributed embedded systems," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol.17, no.10, pp. 920-935, Oct. 1998.
25. G. Gogniat, M. Auguin, L. Bianco, and A. Pegatoquet, "Communication synthesis and HW/SW integration for embedded system design," in Proc. 6th Int. Workshop Hardware/Software Codesign (CODES/CASHE), Mar 1998, pp. 49-53.
26. H. Nikolov, M. Thompson, T. Stefanov, A. Pimentel, S. Polstra, R. Bose, C. Zissulescu, and E. Deprettere, "Daedalus: Toward composable multimedia MP-SoC design," in Proc. 45th Ann. Design Automat. Conf. (DAC), 2008, pp. 574-579.
27. C. Haubelt, T. Schlichter, J. Keinert, and M. Meredith, "SystemCoDesigner: Automatic design space exploration and rapid prototyping from behavioral models," in Proc. 45th Ann. Design Automat. Conf. (DAC), 2008, pp. 580-585.
28. M. Purnaprajna, M. Reformat, and W. Pedrycz, "Genetic algorithms for hardware-software partitioning and optimal resource allocation," J. Syst. Architect., vol.53, no.7, pp. 339-354, 2007.
29. S. Kim, C. Im, and S. Ha, "Efficient exploration of on-chip bus architectures and memory allocation," in Proc. 2nd IEEE/Assoc. Comput. Machinery/IFIP Int. Conf. Hardware/Software Codesign Syst. Synthesis (CODES+ISSS), 2004, pp. 248-253.
30. M. Dorigo and T. Stützle, Ant Colony Optimization. Cambridge, MA: MIT Press, 2004.
31. D. Merkle, M. Middendorf, and H. Schmeck, "Ant colony optimization for resource-constrained project scheduling," IEEE Trans. Evol. Comput., vol.6, no.4, pp. 333-346, Aug. 2002. (Pubitemid 35032735)
32. C.-W. Chiang, Y.-Q. Huang, and W.-Y. Wang, "Ant colony optimization with parameter adaptation for multimode resource-constrained project scheduling," J. Intell. Fuzzy Syst., vol.19, nos. 4-5, pp. 345-358, 2008.
33. G. Wang, W. Gong, B. DeRenzi, and R. Kastner, "Ant colony optimizations for resource and timing-constrained operation scheduling," IEEE Trans. Comput.-Aided Design Integr, Circuits Syst., vol.26, no.6, pp. 1010-1029, Jun. 2007.
34. G. Wang, W. Gong, B. DeRenzi, and R. Kastner, "Application partitioning on programmable platforms using the ant colony optimization," J. Embedded Comput., vol.1, no.12, pp. 1-18, 2005.
35. P.-C. Chang, I.-W. Wu, J.-J. Shann, and C.-P. Chung, "ETAHM: An energy-aware task allocation algorithm for heterogeneous multiprocessor," in Proc. 45th Assoc. Comput. Machinery/IEEE Design Automat. Conf. (DAC), 2008, pp. 776-779.
36. PandA Framework [Online]. Available: http://trac.ws.dei.polimi.it/panda
37. R. P. Dick, D. L. Rhodes, and W. Wolf, "TGFF: Task graphs for free," in Proc. 6th Int. Workshop Hardware/Software Codesign (CODES/CASHE), Mar. 1998, pp. 97-101.
38. NXP: Highly Integrated, Programmable System-on-Chip (SoC) [Online]. Available: http://www.nxp.com/products/nexperia
39. OMAP Applications Processors, Texas Instruments [Online]. Available: http://dsp.ti.com
40. ATMEL D940HF Chip [Online]. Available: http://www.atmel.com
41. hArtes project [Online]. Available: http://www.hartes.org
42. MORPHEUS project [Online]. Available: http://www.morpheus-ist.org
43. M. Schmitz, B. Al-Hashimi, and P. Eles, "Cosynthesis of energy-efficient multimode embedded systems with consideration of mode-execution probabilities," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol.24, no.2, pp. 153-169, Feb. 2005.
44. Common Infrastructure for Operations Research (COIN-OR), [Online]. Available: http://www.coin-or.org
45. D. E. Goldberg, Genetic Algorithms in Search, Optimization, and Machine Learning. Reading, MA: Addison-Wesley, 1989.
46. C. Gagńe and M. Parizeau, "Open BEAGLE: A new versatile C++ framework for evolutionary computation," in Proc. Genetic Evol. Comput. Conf. (GECCO) Late Breaking Papers, 2002, pp. 161-168.
47. Y. Lam, J. Coutinho, W. Luk, and P. Leong, "Mapping and scheduling with task clustering for heterogeneous computing systems," in Proc. Int. Conf. Field Programm. Logic Applicat. (FPL), Sep. 2008, pp. 275-280.