Soft-core processor customization using the design of experiments paradigm

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2007, Pages 821-826

  Sheldon, David ^a   Vahid, Frank ^a,b   Lonardi, Stefano ^a  

^a University of California Riverside

^b UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DESIGN OF EXPERIMENTS; PARAMETER ESTIMATION; PROBLEM SOLVING; SYSTEMS ANALYSIS; TUNING;

PARAMETER VALUES; SINGLE-FACTOR TUNING METHOD; SOFT-CORE MICROPROCESSOR;

PROGRAM PROCESSORS;

EID: 34548301455     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2007.364392     Document Type: Conference Paper

References (16)

1. Arm http://www.arm.com.
2. Altera Corp. Nios II Processors. http://www.altera.com/products/ ip/processors/nios2/ni2-index.html, 2005.
3. DOE Pro XL http://sigmazone.com/doepro_faqs.htm.
4. EEMBC. http://www.eembc.org/, 2005.
5. Givargis, T., F. Vahid. Platune: A Tuning Framework for System-on-a-Chip Platforms. IEEE Transactions on Computer Aided Design, Vol. 21, No. 11, Nov. 2002, pp. 1317-1327.
6. Kumar, R., D. Tullsen, N. Jouppi. Core Architecture Optimization for Heterogeneous Chip Multiprocessors. International Conference on Parallel Architectures and Compilation Techniques, PACT, Seattle, April 2006.
7. Kumar. R., D. Tullsen, P. Ranganathan, N. Jouppi, K. Farkas. Single-ISA Heterogeneous Multi-core Architectures for Multithreaded Workload Performance. In 31st International Symposium on Computer Architecture, ISCA-31, June 2004.
8. McLean, R., V. Anderson, Applied Factorial and Fractional Designs. Marcel Dekker, Inc. New York, New York, 1984.
9. Moyer, B., Tune Multicore Hardware for Software. Xcell Journal, Issue 58, 2006, pp 55-57.
10. Petersen, R., Design and Analysis of Experiments. Mercel Dekker Inc. New York, New York, 1985.
11. Sekar, K., Kanishka Lahiri, Sujit Dey. Dynamic Platform Management for Configurable Platform-Based System-on-Chips. Intl. Conf. on Computer-Aided Design (ICCAD), 2003.
12. Sheldon, D., R. Kumar, R. Lysecky, F. Vahid, D. Tullsen. Application-Specific Customization of Paramaterized FPGA Soft-Core Processors. Intl. Conf. on Computer-Aided Design (ICCAD), 2006.
13. Tensilica, Inc. The XPRES Compiler: Triple-Threat Solution to Code Performance Challenges. http://www.tensilica.com/pdf/XPRES-Triple- Threat_Solution.pdf, 2005.
14. Xilinx, Inc. MicroBlaze Soft Processor Core. http://www.xilinx.com/, 2005.
15. Yiannacouras, P., J. G. Steffan, J. Rose. Application-Specific Customization of Soft Processor Microarchitecture. FPGA 2006.
16. Yiannacouras, P., J. Rose, J. G. Steffan. The Microarchitecture of FPGA-based soft processors International Conference on Compilers, Architecture, and Synthesis For Embedded Systems (CASES), 2005.