Microarchitectural design space exploration made fast

Microprocessors and Microsystems

Volumn 37, Issue 1, 2013, Pages 41-51

  Guo, Qi ^a,b   Chen, Tianshi ^a,c   Chen, Yunji ^a,c   Li, Ling ^a,c   Hu, Weiwu ^a,c  

^a INSTITUTE OF COMPUTING TECHNOLOGY   (China)

^b UNIVERSITY OF CHINESE ACADEMY OF SCIENCES   (China)

^c Loongson Technology Corporation Limited   (China)

Author keywords

Design space exploration; Microarchitecture; Model tree; Predictive models

Indexed keywords

DESIGN DECISIONS; DESIGN SPACE EXPLORATION; DESIGN SPACES; HIGH COSTS; INSTRUMENTATION TECHNIQUES; MICRO ARCHITECTURES; MODEL BASED APPROACH; MODEL TREES; PERFORMANCE EVALUATION; PREDICTION ACCURACY; PREDICTIVE MODELING; PREDICTIVE MODELS; PRIOR KNOWLEDGE; TRAINING COSTS; TRAINING TIME;

COMPUTER ARCHITECTURE;

FORESTRY;

FORESTRY; MATHEMATICAL MODELS; SPACE (COSMIC); STRUCTURAL DESIGN;

EID: 84870233156     PISSN: 01419331     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.micpro.2012.07.006     Document Type: Article

References (37)

1. R.E. Wunderlich, T.F. Wenisch, B. Falsafi, J.C. Hoe, Smarts: accelerating microarchitecture simulation via rigorous statistical sampling, in: Proceedings of ISCA, 2003, pp. 84-97.
2. S. Nussbaum, J.E. Smith, Modeling superscalar processor via statistical simulation, in: Proceedings of PACT, 2001, pp. 15-24. (Pubitemid 33085421)
3. L. Eeckhout, R.H. Bell Jr., B. Stougie, K.D. Bosschere, L.K. John, Control flow modeling in statistical simulation for accurate and efficient processor design studies, in: Proceedings of ISCA, 2004, pp. 350-361.
4. D. Genbrugge, and L. Eeckhout Chip multiprocessor design space exploration through statistical simulation IEEE Trans. Comput. 58 12 2009 1668 1681
5. L. Eeckhout, H. Vandierendonck, K.D. Bosschere, Workload design: selecting representative program-input pairs, in: Proceedings of PACT, 2002, pp. 83-94.
6. J.J. Yi, D.J. Lilja, D.M. Hawkins, A statistically rigorous approach for improving simulation methodology, in: Proceedings of HPCA, 2003, pp. 281-291.
7. P. Joseph, K. Vaswani, M. Thazhuthaveetil, Construction and use of linear regression models for processor performance analysis, in: Proceedings of HPCA, 2006, pp. 99-108. (Pubitemid 44418381)
8. E. Ïpek, S.A. McKee, R. Caruana, B.R. de Supinski, M. Schulz, Efficiently exploring architectural design spaces via predictive modeling, in: Proceedings of ASPLOS, 2006, pp. 195-206.
9. P.J. Joseph, K. Vaswani, M.J. Thazhuthaveetil, A predictive performance model for superscalar processors, in: Proceedings of MICRO, 2006, pp. 161-170. (Pubitemid 351336994)
10. B.C. Lee, D.M. Brooks, Illustrative design space studies with microarchitectural regression models, in: Proceedings of HPCA, 2007, pp. 340-351. (Pubitemid 47208178)
11. B.C. Lee, J. Collins, H. Wang, D. Brooks, Cpr: composable performance regression for scalable multiprocessor models, in: Proceedings of MICRO, 2008, pp. 270-281.
12. H. Cook, K. Skadron, Predictive design space exploration using genetically programmed response surfaces, in: Proceedings of DAC, 2008, pp. 960-965.
13. C.-B. Cho, W. Zhang, T. Li, Informed microarchitecture design space exploration using workload dynamics, in: Proceedings of MICRO, 2007, pp. 274-285.
14. S. Khan, P. Xekalakis, J. Cavazos, M. Cintra, Using predictive modeling for cross-program design space exploration, in: Proceedings of PACT, 2007, pp. 327-338.
15. C. Dubach, T. Jones, M. O'Boyle, Microarchitectural design space exploration using an architecture-centric approach, in: Proceedings of MICRO, 2007, pp. 262-271.
16. S.Y. Borkar, P. Dubey, K.C. Kahn, D.J. Kuck, H. Mulder, E.R.M. Ramanathan, V. Thomas, I. Corporation, S.S. Pawlowski, Platform 2015: Intel processor and platform evolution for the next decade executive summary, Intel White Paper. 2005.
17. W. Hu, J. Wang, X. Gao, Y. Chen, Q. Liu, and G. Li Godson-3: a scalable multicore RISC processor with X86 emulation IEEE Micro 29 2 2009 17 29
18. J.R. Quinlan, Learning with continuous classes, in: Proceedings of AJCAI, 1992, pp. 343-348.
19. T. Austin, E. Larson, and D. Ernst Simplescalar: an infrastructure for computer system modeling Computer 35 2 2002 59 67
20. D. Brooks, V. Tiwari, M. Martonosi, Wattch: a framework for architectural-level power analysis and optimizations, in: Proceedings of ISCA, 2000, pp. 83-94.
21. K. Hoste, and L. Eeckhout Microarchitecture-independent workload characterization IEEE Micro 27 2007 63 72 (Pubitemid 47337548)
22. S. Eyerman, L. Eeckhout, T. Karkhanis, J.E. Smith, A performance counter architecture for computing accurate cpi components, in: Proceedings of ASPLOS, 2006, pp. 175-184.
23. M.D. Powell, A. Biswas, J.S. Emer, S.S. Mukherjee, B.R. Sheikh, S.M. Yardi, Camp: a technique to estimate per-structure power at run-time using a few simple parameters, in: Proceedings of HPCA, 2009, pp. 289-300.
24. M. Haungs, P. Sallee, M.K. Farrens, Branch transition rate: a new metric for improved branch classification analysis, in: Proceedings of HPCA, 2000, pp. 241-250. (Pubitemid 34197764)
25. T. Rauber, G. Rünger, Program-based locality measures for scientific computing, in: Proceedings of IPDPS, 2003, pp. 164-172.
26. X. Gu, I. Christopher, T. Bai, C. Zhang, C. Ding, A component model of spatial locality, in: Proceedings of ISMM, 2009, pp. 99-108.
27. Y. Zhong, X. Shen, and C. Ding Program locality analysis using reuse distance ACM Trans. Program. Lang. Syst. 31 6 2009 1 39
28. J. Ajay, P. Aashish, E. Lieven, and K.J. Lizy Measuring benchmark similarity using iherent program characteristics IEEE Trans. Comput. 55 6 2006 769 782
29. T. Sherwood, S. Sair, B. Calder, Phase tracking and prediction, in: Proceedings of ISCA, 2003, pp. 336-349.
30. M.A. Hall, Correlation-based feature selection for discrete and numeric class machine learning, in: Proceedings of ICML, 2000, pp. 359-366.
31. D.E. Goldberg Genetic Algorithms in Search, Optimization and Machine Learning 1989 Addison-Wesley
32. C.-K. Luk, R. Cohn, R. Muth, H. Patil, A. Klauser, G. Lowney, S. Wallace, V.J. Reddi, K. Hazelwood, Pin: building customized program analysis tools with dynamic instrumentation, in: Proceedings of PLDI, 2005, pp. 190-200.
33. Q. Guo, T. Chen, Y. Chen, Z.-H. Zhou, W. Hu, Z. Xu, Effective and efficient microprocessor design space exploration using unlabeled design configurations, in: Proceedings of IJCAI, 2011, pp. 1671-1677.
34. K. Deb, A. Pratap, S. Agarwal, and T. Meyarivan A fast and elitist multiobjective genetic algorithm: NSGA-II IEEE Trans. Evolution. Comput. 6 2 2002 182 197 (Pubitemid 34555372)
35. B. Li, L. Peng, B. Ramadass, Efficient MART-aided modeling for microarchitecture design space exploration and performance prediction, in: Proceedings of SIGMETRICS, 2008, pp. 439-440.
36. B. Li, L. Peng, and B. Ramadass Accurate and efficient processor performance prediction via regression tree based modeling J. Syst. Architect. 55 2009 457 467
37. B. Li, L. Duan, and L. Peng Efficient microarchitectural vulnerabilities prediction using boosted regression trees and patient rule inductions IEEE Trans. Comput. 59 5 2010 593 607