MC Simulation of Strained Si/SiGe Devices

European Solid-State Device Research Conference

Volumn , Issue , 2003, Pages 9-14

  Jungemann, C ^a,b   Meinerzhagen, B ^b  

^a Stanford University   (United States)

^b UNIVERSITY OF BREMEN   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

MC SIMULATION; STRAINED-SI/SIGE;

EID: 84907690284     PISSN: 19308876     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ESSDERC.2003.1256800     Document Type: Conference Paper

References (26)

1. S. S. Iyer, G. L. Patton, J. M. C. Stork, B. S. Meyerson, and D. L. Harame, "Heterojunction bipolar transistors using Si-Ge alloys", IEEE Trans. Electron Devices, vol. 36, no. 10, pp. 2043-2064, 1989.
2. K. Ismail, B. S. Meyerson, S. Rishton, J. Chu, S. Nelson, and J. Nocera, "High-transconductance n-type Si/SiGe modulation-doped field-effect transistors", IEEE Electron Device Lett., vol. 13, no. 5, pp. 229-231, 1992.
3. J. Welser, J. L. Hoyt, S. Takagi, and J. F. Gibbons, "Strain dependence of the Performance Enhancement in Strained-Si n-MOSFETs", in IEDM Tech. Dig., 1994, pp. 373-376.
4. J. L. Hoyt, H. M. Nayfeh, S. Eguchi, I. Aberg, G. Xia, T. Drake, E. A. Fitzgerald, and D. A. Antoniadis, "Strained silicon MOSFET technology", IEDM Tech. Dig., pp. 23-26, 2002.
5. K. Rim, S. Koester, M. Hargrove, J. Chu, P. M. Mooney, J. Ott, T. Kanarsky, P. Ronsheim, M. Ieong, A. Grill, and H.-S. P. Wong, "Strained Si NMOSFETs for high performance CMOS technology", Symposium on VLSI Technology Digest of Technical Papers, pp. 59-60, 2001.
6. S. Thompson, N. Anand, M. Armstrong, C. Auth, B. Ar-cot, M. Alavi, P. Bai, J. Bielefeld, R. Bigwood, J. Brandenburg, M. Buehler, S. Cea, V. Chikarmane, C. Choi, R. Frankovic, T. Ghani, G. Glass, W. Han, T. Hoffmann, M. Hussein, P. Jacob A. Jain, C. Jan, S. Joshi, C. Kenyon, J. Klaus, S. Klopic, J. Luce, Z. Ma, B. Mcintyre, K. Mistry, A. Murthy, P. Nguyen, H. Pearson, T. Sandford, R. Schwe-infurth, R. Shaheed, S. Sivakumar, M. Taylor, B. Tufts, C. Wallace, P. Wang, C. Weber, and M. Bohr, "A 90nm logic technology featuring 50nm strained silicon channel transistors, 7 layers of Cu interconnects, low k ILD, and lum2 SRAM cell", IEDM Tech. Dig., pp. 61-64, 2002.
7. T. Manku and A. Nathan, "Electron drift mobility model for devices based on unstrained and coherently strained Si1-xGex: grown on (001) silicon substrate", IEEE Trans. Electron Devices, vol. 39, no. 9, pp. 2082-2089, 1992.
8. T. Yamada, J.-R. Zhou, H. Miyata, and D. K. Ferry, "In-plane transport properties of Si/Si1-xGex structure and its FET performance by computer simulation", IEEE Trans. Electron Devices, vol. 41, no. 9, pp. 1513-1522, 1994.
9. M. V. Fischetti and S. E. Laux, "Band structure, deformation potentials, and carrier mobility in strained Si, Ge and SiGe alloys", J. Appl. Phys., vol 80, pp. 2234-2252, 1996.
10. F. M. Bufler, "Full-band Monte Carlo simulation of electrons and holes in strained Si and SiGe", Dissertation, Universitat Bremen, Bremen, 1997, (H. Utz Verlag Wis-senschaft, München: 1998).
11. B. Fischer and K. R. Hofmann, "Full-band Monte Carlo model of electron and hole transport in strained Si including inelastic acoustic phonon scattering", Appl. Pkys. Lett., vol. 74, pp. 2185-2187, 1999.
12. B. Neinhüs, S. Decker, P. Graf, F. M. Bufler, and B. Mein-erzhagen, "Consistent hydrodynamic and Monte-Carlo simulation of SiGe HBTs based on table models for the relaxation times", VLSI Design, vol. 8, pp. 387-391, 1998.
13. S. Keith, F. M. Bufler, and B. Meinerzhagen, "Full band Monte-Carlo device simulation of an 0.1 μm n-channel MOSFET in strained silicon material", in Proc. ESSDERC, Stuttgart, Sept. 1997, pp. 200-203.
14. S. Keith, C. Jungemann, and B. Meinerzhagen, "Full band Monte Carlo device simulation of 0.1-0.5 μm strained-Si P-MOSFETs", in Proc. ESSDERC, Bordeaux, 1998, pp. 312-315.
15. F. M. Bufler and W. Fichtner, "Scaling of strained-si n-MOSFETs into the ballistic regime and associated anisotropic effects", IEEE Trans. Electron Devices, vol. 50, no. 2, pp. 278-284, 2003.
16. M. M. Rieger and P. Vogl, "Electronic-band parameters in strained Si1-xGex alloys on Si1-vGev, substrates", Phys. Rev. B, vol. 48, pp. 14276-14287, 1993.
17. C. Jungemann, S. Keith, and B. Meinerzhagen, "Full-band Monte Carlo simulation of a 0.12μm-Si-PMOSFET with and without a strained SiGe-channel", in IEDM Tech. Dig., San Francisco (USA), 1998, pp. 897-900.
18. C. Jungemann, S. Keith, M. Battels, and B. Meinerzhagen, "Efficient full-band Monte Carlo simulation of silicon devices", IEICE Trans, on Electronics, vol. E82-C, no. 6, pp. 870-879, 1999.
19. C. Jungemann, S. Keith, and B. Meinerzhagen, "Full-band Monte Carlo device simulation of a Si/SiGe-HBT with a realistic Ge profile", IEICE Trans, on Electronics, vol. E83-C, no. 8, pp. 1228-1234, 2000.
20. J. Bude and R. K. Smith, "Phase-space simplex Monte Carlo for semiconductor transport", Semicond. Sci. Tech-nol., vol. 9, pp. 840-843, 1994.
21. S. Takagi, A. Toriumi, M. Iwase, and H. Tango, "On the universality of inversion layer mobility in Si MOSFET's: Part I-Effects of substrate impurity concentration", IEEE Trans. Electron Devices, vol. 41, pp. 2357-2362, 1994.
22. H. M. Nayfeh, J. X. Hoyt, C. W. Leitz, A. J. Pitera, E. A. Fitzgerald, and D. A. Antoniadis, "Electron inversion layer mobility in strained-si n-MOSFETs with high channel doping concentration achieved by ion implantation", in DRC, 2002, vol. 60, pp. 43-44.
23. J. Welser, J. L. Hoyt, and J. F. Gibbons, "Electron mobility enhancement in strained-Si n-type metal-oxide-semiconductor field-effect transistors", IEEE Electron Device Lett., vol. 15, no. 3, pp. 100-102, 1994.
24. Y. Taur, C. H. Warm, and D. J. Frank, "25 nm CMOS design considerations", IEDM Tech. Dig., pp. 789-792, 1998.
25. M. Lundstrom and Z. Ren, "Essential physics of carrier transport in nanoscale MOSFETs", IEEE Trans. Electron Devices, vol. 49, no. 1, pp. 133-141, 2002.
26. P. J. Price, "Monte Carlo calculation of electron transport in solids", Semiconductors and Semimetals, vol. 14, pp. 249-309, 1979.