Energy-efficient time-division multiplexed hybrid-switched noc for heterogeneous multicore systems

Proceedings of the International Parallel and Distributed Processing Symposium, IPDPS

Volumn , Issue , 2014, Pages 293-303

  Yin, Jieming ^a   Zhou, Pingqiang ^b   Sapatnekar, Sachin S ^a   Zhai, Antonia ^a  

^a UNIVERSITY OF MINNESOTA   (United States)

^b SHANGHAITECH UNIVERSITY   (China)

Author keywords

energy efficiency; interconnection network

Indexed keywords

BUDGET CONTROL; DISTRIBUTED COMPUTER SYSTEMS; DISTRIBUTED PARAMETER NETWORKS; ENERGY EFFICIENCY; ENERGY UTILIZATION; INTERCONNECTION NETWORKS (CIRCUIT SWITCHING); NETWORK-ON-CHIP; ROUTERS; SWITCHING CIRCUITS; VIRTUAL STORAGE;

COMMUNICATION LATENCY; DATA-COMMUNICATION; ENERGY EFFICIENT; HETEROGENEOUS COMPUTING; HETEROGENEOUS MULTI-CORE SYSTEMS; MULTI-CORE PROCESSOR; NETWORK CONGESTIONS; PERFORMANCE REQUIREMENTS;

COMPUTER NETWORK PERFORMANCE EVALUATION;

EID: 84906671709     PISSN: 15302075     EISSN: 23321237     Source Type: Conference Proceeding    
DOI: 10.1109/IPDPS.2014.40     Document Type: Conference Paper

References (39)

1. "Intel. Sandy Bridge," http://software.intel.com/en-us/ articles/ sandy-bridge.
2. "AMD. Fusion," http://sites.amd.com/us/fusion/apu/Pages/ fusion.aspx.
3. S. R. Vangal et al., "An 80-Tile Sub-100-W TeraFLOPS Processor in 65-nm CMOS," In JSSC, vol. 43, 2008.
4. A. Kumar et al., "A 4.6Tbits/s 3.6GHz Single-cycle NoC Router with a Novel Switch Allocator," in In ICCD, 2007.
5. N. D. E. Jerger et al., "Circuit-switched coherence," in In NOCS, 2008.
6. R. Das et al., "Catnap: Energy Proportional Multiple Network-on-Chip," in In ISCA, 2013.
7. A. Bakhoda et al., "Throughput-Effective On-Chip Networks for Manycore Accelerators," in In MICRO, 2010.
8. J. Yin et al., "Energy-efficient Non-minimal Path On-chip Interconnection Network for Heterogeneous Systems," in In ISLPED, 2012.
9. N. Agarwal et al., "Garnet: A Detailed Interconnection Network Model inside a Full-system Simulation Framework," Princeton University, Tech. Rep., 2008.
10. A. Singh et al., "GOAL: A Load-balanced Adaptive Routing Algorithm for Torus Networks," in In ISCA, 2003.
11. A. Kahng et al., "ORION 2.0: A Fast and Accurate NoC Power and Area Model for Early-Stage Design Space Exploration," in In DATE, 2009.
12. A. B. Kahng et al., "Explicit Modeling of Control and Data for Improved NoC Router Estimation," in In DAC, 2012.
13. M. Hayenga et al., "Pitfalls of ORION-Based Simulation," in In WDDD, 2012.
14. D. U. Becker, "Efficient Microarchitecture for Network-on- Chip Routers," PhD thesis, Stanford University, August 2012.
15. P. Magnusson et al., "Simics: A Full System Simulation Platform," Computer, vol. 35, 2002.
16. M. M. K. Martin et al., "Multifacet's General Executiondriven Multiprocessor Simulator (GEMS) Toolset," SIGARCH Computer Architecture News, vol. 33, 2005.
17. A. Bakhoda et al., "Analyzing CUDA Workloads Using a Detailed GPU Simulator," in In ISPASS, 2009.
18. "SPEC OMP2001," Available at http://www.spec.org/omp/.
19. S. Che et al., "Rodinia: A Benchmark Suite for Heterogeneous Computing," in In IISWC, 2009.
20. R. Das et al., "Aergia: Exploiting Packet Latency Slack in On-chip Networks," in In ISCA, 2010.
21. A. Banerjee et al., "A power and energy exploration of network-on-chip architectures," in In NOCS, 2007.
22. L. Shang et al., "Dynamic Voltage Scaling with Links for Power Optimization of Interconnection Networks," in In HPCA, 2003.
23. S. E. Lee et al., "A Variable Frequency Link for a Poweraware Network-on-Chip (NoC)," Integration, the VLSI Journal, vol. 42, 2009.
24. A. K. Mishra et al., "A Case for Dynamic Frequency Tuning in On-chip Networks," in In MICRO, 2009.
25. H. Matsutani et al., "A Multi-Vdd Dynamic Variable-Pipeline On-Chip Router for CMPs," in In ASP-DAC, 2012.
26. P. Zhou et al., "NoC Frequency Scaling with Flexible-pipeline Routers," in In ISLPED, 2011.
27. A. Kumar, L.-S. Peh et al., "Express Virtual Channels: Towards the Ideal Interconnection Fabric," in In ISCA, 2007.
28. M. Hayenga et al., "SCARAB: A Single Cycle Adaptive Routing and Bufferless Network," in In MICRO, 2009.
29. T. Moscibroda et al., "A case for bufferless routing in on-chip networks," in In ISCA, 2009.
30. K. Goossens et al., "A thereal Network on Chip: Concepts, Architectures, and Implementations," IEEE Des. Test, vol. 22, 2005.
31. T. Bjerregaard et al., "A Router Architecture for Connection- Oriented Service Guarantees in the MANGO Clockless Network-on-Chip," in In DATE, 2005.
32. P. Wolkotte et al., "An energy-efficient reconfigurable circuitswitched network-on-chip," in In IPDPS, 2005.
33. F. Palumbo et al., "Concurrent Hybrid Switching for Massively Parallel Systems-on-Chip: the CYBER Architecture," in In CF, 2012.
34. A. K. Lusala et al., "Combining SDM-Based Circuit Switching with Packet Switching in a Router for On-Chip Networks," International Journal of Reconfigurable Computing, vol. 2012.
35. M. Modarressi et al., "A hybrid packet-circuit switched onchip network based on sdm," in In DATE, 2009.
36. S. Secchi et al., "A Network on Chip Architecture for Heterogeneous Traffic Support with Non-Exclusive Dual-Mode Switching," in In DSD, 2008.
37. A. K. Lusala, "A SDM-TDM Based Circuit-switched Router for On-chip Networks," in In ReCoSoC, 2011.
38. T. Krishna et al., "Breaking the on-chip latency barrier using SMART," in In HPCA, 2013.
39. B. Grot et al., "Kilo-NOC: a Heterogeneous Network-on-Chip Architecture for Scalability and Service Guarantees," in In ISCA, 2011.