A hybrid packet-circuit switched on-chip network based on SDM

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2009, Pages 566-569

  Modarressi, Mehdi ^a   Sarbazi Azad, Hamid ^a   Arjomand, Mohammad ^a  

^a NONE

Author keywords

Circuit switching; Network on chip; Packet switching

Indexed keywords

NETWORK-ON-CHIP; PACKET NETWORKS; ROUTERS; SERVERS; SPACE DIVISION MULTIPLE ACCESS; TIMING CIRCUITS;

CIRCUIT SWITCHING; COMMUNICATION PERFORMANCE; INTERMEDIATE ROUTERS; NETWORK-ON-CHIP ARCHITECTURES; ON CHIP COMMUNICATION; PERFORMANCE METRICS; SPATIAL DIVISION MULTIPLEXING; SWITCHING MECHANISM;

PACKET SWITCHING;

EID: 70350047079     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/date.2009.5090728     Document Type: Conference Paper

References (13)

1. L. Benini, and G. De Micheli. "Networks on Chip: a New Paradigm for Systems on Chip Design", in IEEE Computer,35(1), 2002.
2. K. Chang et al., "A Low-Power Crossroad Switch Architecture and Its Core Placement for Network-On-Chip", in Proc. of ISLPED, 2005.
3. R. Vaidyanathan, J. Trahan, Dynamic Reconfiguration: Architectures and Algorithms, Springer, 2004.
4. A. Leroy, et al., "Spatial Division Multiplexing: a Novel Approach for Guaranteed Throughput on NoCs", in Proc. CODES+ISSS, 2005.
5. th ISCA, 2007.
6. U. Ogras, et al., "Application-Specific Network-on-Chip Architecture Customization via Long-Range Link Insertion", in Proc. of DAC, 2005.
7. th Euromicro PDP, 2008.
8. W. J. Dally and B. Towles, Principles and Practices of Interconnection Networks, Morgan Kaufmann Publishers, 2004.
9. R. Balasubramonian, et al., "Microarchitectural Wire Management for Performance and Power in Partitioned Architectures", in Proc. of HPCA-11, 2005.
10. T. Krishna, et al.," NoC with Near-Ideal Express Virtual Channels Using Global-Line Communication", in Proc. Symposium on High Performance Interconnects, 2008.
11. Xmulator NoC Simulator: www.xmulator.org, 2008.
12. th. MICRO, 2002.
13. J. Balfour, W.J. Dally, "Design Tradeoffs for Tiled CMP On-Chip Networks", in Proc. of ICS, 2006.