Integrated 3D-stacked server designs for increasing physical density of key-value stores

International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS

Volumn , Issue , 2014, Pages 485-498

  Gutierrez, Anthony ^a   Cieslak, Michael ^a   Giridhar, Bharan ^a   Dreslinski, Ronald G ^a   Ceze, Luis ^b   Mudge, Trevor ^a  

^a UNIVERSITY OF MICHIGAN   (United States)

^b UNIVERSITY OF WASHINGTON   (United States)

Author keywords

3D integration; Data centers; Key value stores; Physical density; Scale out systems

Indexed keywords

3-D INTEGRATION; 3D ARCHITECTURES; DATA CENTERS; INDUSTRY EXPERTS; INSTRUCTION LEVEL PARALLELISM; KEY-VALUE STORES; PHYSICAL DENSITY; POTENTIAL EFFICIENCY;

ARM PROCESSORS; DYNAMIC RANDOM ACCESS STORAGE; EFFICIENCY; IRIDIUM; MERCURY (METAL); PROGRAM PROCESSORS; THROUGHPUT; WEB SERVICES;

THREE DIMENSIONAL;

EID: 84897756131     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2541940.2541951     Document Type: Conference Paper

References (45)

1. Octopus 8-Port DRAM for Die-Stack Applications.Technical report, Tezzaron, 2012. Accessed: May 29, 2013.
2. D. G. Andersen, J. Franklin, M. Kaminsky, A. Phanishayee, L. Tan, and V. Vasudevan. FAWN: A Fast Array of Wimpy Nodes. In the Proceedings of the ACM SIGOPS 22nd Symposium on Operating Systems Principles (SOSP), pages 1-14, 2009.
3. B. Atikoglu, Y. Xu, E. Frachtenberg, S. Jiang, and M. Paleczny. Workload Analysis of a Large-Scale Key-Value Store. In Proceedings of the 12th ACM SIGMETRICS/PERFORMANCE Joint International Conference on Measurement and Modeling of Computer Systems, pages 53-64, 2012.
4. Y.-C. Bae, J.-Y. Park, S. J. Rhee, S. B. Ko, Y. Jeong, K.-S. Noh, Y. Son, J. Youn, Y. Chu, H. Cho, M. Kim, D. Yim, H.-C. Kim, S.-H. Jung, H.-I. Choi, S. Yim, J.-B. Lee, J.-S. Choi, and K. Oh. A 1.2V 30nm 1.6Gb/s/pin 4Gb LPDDR3 SDRAM with Input Skew Calibration and Enhanced Control Scheme. In Proceedings of the 2012 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), pages 44-46, 2012.
5. J. Barreh, J. Brooks, R. Golla, G. Grohoski, R. Hetherington, P. Jordan, M. Luttrell, C. Olson, and M. Shah. Niagara-2: A Highly Threaded Server-on-a-Chip. In Proceedings of the 18th Hot Chips Symposium, 2006.
6. M. Berezecki, E. Frachtenberg, M. Paleczny, and K. Steele. Many-Core Key-Value Store. In Proceedings of the 2011 International Green Computing Conference and Workshops (IGCC), pages 1-8, 2011.
7. N. Binkert, B. Beckmann, G. Black, S. K. Reinhardt, A. Saidi, A. Basu, J. Hestness, D. R. Hower, T. Krishna, S. Sardashti, R. Sen, K. Sewell, M. Shoaib, N. Vaish, M. D. Hill, and D. A. Wood. The gem5 Simulator. SIGARCH Computer Architecture News, 39(2):1-7, 2011.
8. Broadcom. Broadcom Introduces Industry's Lowest Power Octal 10GbE PHY. http://www.broadcom.com/press/release.php? id=s706156, 2012. Accessed: May 29, 2013.
9. J. Chang, P. Ranganathan, T. Mudge, D. Roberts, M. A. Shah, and K. T. Lim. A Limits Study of Benefits from Nanostore-Based Future Data-Centric System Architectures. In Proceedings of the 9th Conference on Computing Frontiers (CF), pages 33-42, 2012.
10. W. Felter, T. Keller, M. Kistler, C. Lefurgy, K. Rajamani, R. Rajamony, F. Rawson, B. A. Smith, and E. Van Hensbergen. On the Performance and Use of Dense Servers. IBM Journal of Research and Development, 47(5.6):671-688, 2003.
11. M. Ferdman, A. Adileh, O. Kocberber, S. Volos, M. Alisafaee, D. Jevdjic, C. Kaynak, A. D. Popescu, A. Ailamaki, and B. Falsafi. Clearing the Clouds: A Study of Emerging Scale-out Workloads on Modern Hardware. In Proceedings of the Seventeenth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), pages 37-48, 2012.
12. M. Ferdman, A. Adileh, O. Kocberber, S. Volos, M. Alisafaee, D. Jevdjic, C. Kaynak, A. D. Popescu, A. Ailamaki, and B. Falsafi. Quantifying the Mismatch Between Emerging Scale-Out Applications and Modern Processors. ACM Transactions on Computing Systems, 30 (4):15:1-15:24, 2012.
13. A. Gartrell, M. Srinivasan, B. Alger, and K. Sundararajan. McDipper: A Key-Value Cache for Flash Storage. http://www.facebook.com/notes/facebook- engineering/mcdipper-a-key-value-for-flash-storage/10151347090423920, 2013. Accessed: July 1, 2013.
14. B. Giridhar, M. Cieslak, D. Duggal, R. G. Dreslinski, R. Patti, B. Hold, C. Chakrabarti, T. Mudge, and D. Blaauw. Exploring DRAM Organizations for Engery-Efficient and Resilient Exascale Memories. In Proceedings of the 2013 International Conference for High Performance Computing, Networking, Storage and Analysis (SC), pages 23:1-23:12, 2013.
15. L. M. Grupp, A. M. Caulfield, J. Coburn, S. Swanson, E. Yaakobi, P. H. Siegel, and J. K. Wolf. Characterizing Flash Memory: Anomalies, Obervations, and Applications. In Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), pages 24-33, 2009.
16. L. Gwennap. How Cortex-A15 Measures Up. Microprocessor Report, May 2013.
17. J. L. Henning. SPEC CPU2006 Benchmark Descriptions. SIGARCH Computer Architecture News, 34(4):1-17, 2006.
18. HP Common Slot Platinum Power Supplies. HP, 2010.
19. D. Jevdjic, S. Volos, and B. Falsafi. Die-Stacked DRAM Caches for Servers: Hit Ratio, Latency, or Bandwidth? Have It All with Footprint Cache. In Proceedings of the 40th Annual International Symposium on Computer Architecture (ISCA), 2013.
20. D. Karger, E. Lehman, T. Leighton, R. Panigrahy, M. Levine, and D. Lewin. Consistent Hashing and Random Trees: Distributed Caching Protocols for Relieving Hot Spots on theWorldWideWeb. In Proceedings of the Twenty-Ninth Annual ACM Symposium on Theory of Computing (STOC), pages 654-663, 1997.
21. R. Katsumata, M. Kito, Y. Fukuzumi, M. Kido, H. Tanaka, Y. Komori, M. Ishiduki, J. Matsunami, T. Fujiwara, Y. Nagata, L. Zhang, Y. Iwata, R. Kirisawa, H. Aochi, and A. Nitayama. Pipe-Shaped BiCS Flash Memory with 16 Stacked Layers and Multi-Level-Cell Operation for Ultra High Density Storage Devices. In Proceedings of the 2009 Symposium on VLSI Technology, pages 136-137, 2009.
22. T. Kgil and T. Mudge. FlashCache: A NAND Flash Memory File Cache for Low Power Web Servers. In Proceedings of the 2006 International Conference on Compilers, Architecture and Synthesis for Embedded Systems (CASES), pages 103-112, 2006.
23. T. Kgil, S. D'Souza, A. Saidi, N. Binkert, R. Dreslinski, T. Mudge, S. Reinhardt, and K. Flautner. PicoServer: Using 3D Stacking Technology To Enable A Compact Energy Efficient Chip Multiprocessor. In Proceedings of the 12th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), pages 117-128, 2006.
24. T. Kgil, D. Roberts, and T. Mudge. Improving NAND Flash Based Disk Caches. In Proceedings of the 35th Annual International Symposium on Computer Architecture (ISCA), pages 327-338, 2008.
25. J.-S. Kim, C. S. Oh, H. Lee, D. Lee, H.-R. Hwang, S. Hwang, B. Na, J. Moon, J.-G. Kim, H. Park, J.-W. Ryu, K. Park, S.-K. Kang, S.-Y. Kim, H. Kim, J.-M. Bang, H. Cho, M. Jang, C. Han, J.-B. Lee, K. Kyung, J.-S. Choi, and Y.-H. Jun. A 1.2V 12.8GB/s 2Gb Mobile Wide-I/O DRAM with 4x128 I/Os Using TSV-Based Stacking. In Proceedings of the 2011 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), pages 496-498, 2011.
26. P. Kongetira, K. Aingaran, and K. Olukotun. Niagara: A 32-way multithreaded sparc processor. IEEE Micro, 25(2):21-29, 2005.
27. H. Li and A. Michael. Intel Motherboard Hardware v1.0. Open Compute Project, 2013.
28. K. Lim, P. Ranganathan, J. Chang, C. Patel, T. Mudge, and S. Reinhardt. Understanding and Designing New Server Architectures for Emerging Warehouse-Computing Environments. In Proceedings of the 35th Annual International Symposium on Computer Architecture (ISCA), pages 315-326, 2008.
29. K. Lim, D. Meisner, A. Saidi, P. Ranganathan, and T. Wenisch. Thin Servers with Smart Pipes: Designing SoC Accelerators for Memcached. In Proceedings of the 40th Annual International Symposium on Computer Architecture (ISCA), 2013.
30. P. Lotfi-Kamran, B. Grot, M. Ferdman, S. Volos, O. Kocberber, J. Picorel, A. Adileh, D. Jevdjic, S. Idgunji, E. Ozer, and B. Falsafi. Scale-Out Processors. In Proceedings of the 39th Annual International Symposium on Computer Architecture (ISCA), pages 500-511, 2012.
31. SX1016 64-Port 10GbE SDN Switch System. Mellanox Technologies, 2013.
32. C. Metz. Facebook Data Center Empire to Conquer Heartland in 2014. http://www.wired.com/wiredenterprise/2013/04/facebook-iowa-2014/, 2013. Accessed: May 31, 2013.
33. D. Milojevic, S. Idgunji, D. Jevdjic, E. Ozer, P. Lotfi-Kamran, A. Panteli, A. Prodromou, C. Nicopoulos, D. Hardy, B. Falsari, and Y. Sazeides. Thermal Characterization of Cloud Workloads on a Power-Efficient Server-on-Chip. In Proceedings of the IEEE 30th International Conference on Computer Design (ICCD), pages 175-182, 2012.
34. N. Muralimanohar, R. Balasubramonian, and N. Jouppi. Optimizing NUCA Organizations and Wiring Alternatives for Large Caches with CACTI 6.0. In Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), pages 3-14, 2007.
35. G. Orzell and J. Becker. Auto Scaling in the Amazon Cloud. http://techblog.netflix.com/2012/01/auto-scaling-in-amazon-cloud.html, 2012. Accessed: May 29, 2013.
36. J. Pawlowski. Hybrid Memory Cube: Breakthrough DRAM Performance with a Fundamentally Re-Architected DRAM Subsystem. In Proceedings of the 23rd Hot Chips Symposium, 2011.
37. A. Press. Google to invest $300m in data center in Belgium. http://finance.yahoo.com/news/google-invest-390m-data-center-081818916.html, 2013. Accessed: May 31, 2013.
38. V. J. Reddi, B. C. Lee, T. Chilimbi, and K. Vaid. Web Search Using Mobile Cores: Quantifying and Mitigating the Price of Efficiency. In Proceedings of the 37th Annual International Symposium on Computer Architecture (ISCA), pages 314-325, 2010.
39. D. Roberts, T. Kgil, and T. Mudge. Using Non-Volatile Memory to Save Energy in Servers. In Proceedings of the 2009 Design, Automation Test in Europe Conference Exhibition (DATE), pages 743-748, 2009.
40. T. Semiconductor. http://www.tezzaron.com. Accessed: May 29, 2013.
41. I. Stoica, R. Morris, D. Karger, M. F. Kaashoek, and H. Balakrishnan. Chord: A Scalable Peer-to-peer Lookup Service for Internet Applications. In Proceedings of the 2001 Conference on Applications, Technologies, Architectures, and Protocols for Computer Communications (SIGCOMM), pages 149-160, 2001.
42. G. Whalin. Memcached Java Client. http://github.com/gwhalin/Memcached- Java-Client. Accessed: May 29, 2013.
43. A.Wiggins and J. Langston. Enhancing the Scalability of Memcached. Technical report, Intel, 2012.
44. Wireshark. http://wireshark.org. Accessed: July 1, 2013.
45. M. Zuckerberg. Facebook and memcached. http://www.facebook.com/video/ video.php'v=631826881803, 2008. Accessed: May 29, 2013.