A limits study of benefits from nanostore-based future data-centric system architectures

CF '12 - Proceedings of the ACM Computing Frontiers Conference

Volumn , Issue , 2012, Pages 33-42

  Chang, Jichuan ^a   Ranganathan, Parthasarathy ^a   Mudge, Trevor ^b   Roberts, David ^c   Shah, Mehul A ^d   Lim, Kevin T ^a  

^a HEWLETT PACKARD LABORATORIES   (United States)

^b UNIVERSITY OF MICHIGAN   (United States)

^c MICRON TECHNOLOGY INC   (United States)

^d Nou Data   (United States)

Author keywords

data centric data centers; limits study; nanostores; non volatile memory; system architectures

Indexed keywords

DATA CENTERS; LIMITS STUDY; NANOSTORES; NON-VOLATILE MEMORIES; SYSTEM ARCHITECTURES;

DESIGN;

EID: 84862683522     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2212908.2212915     Document Type: Conference Paper

References (36)

1. M. Mayer. The physics of data. Talk at Xerox PARC, 2009.
2. P. Ranganathan, From Microprocessors to Nanostores: Rethinking Data-Centric Systems. IEEE Computer Vol. 44(1), 2011, pp. 39-48.
3. COTSon: Infrastructure for system-level simulation. MICRO Tutorial, 2008.
4. ITRS roadmap. http://www.itrs.net/, 2009.
5. D. Andersen, et al. FAWN: A fast array of wimpy nodes. SOSP, 2009.
6. A. Caulfield, et a;. Gordon: an improved architecture for data-intensive applications. IEEE Micro, 30(1), 2010.
7. H. Volos, A. Tack, et al. Mnemosyne: Lightweight Persistent Memory. ASPLOS, 2011.
8. A. Cockcroft. Millicomputing: The future in your pocket and your datacenter. USENIX invited talk, 2008.
9. J. Dean and S. Ghemawat. MapReduce: Simplified data processing on large clusters. OSDI, 2004.
10. J. Ousterhout et. al. The case for RAMCloud. Communications of the ACM, 54(7):121-130, 2011.
11. T. Kgil et al. PicoServer: Using 3D Stacking Technology To Enable A Compact Energy Efficient Chip Multiprocessor. ASPLOS, 2006.
12. M. Gokhale, B. Holmes, and K. Iobst. Processing in memory: the terasys massively parallel PIM array. Computer, 28(4):23-31, 1995.
13. T. Kgil and T. Mudge. FlashCache: a NAND Flash memory file cache for low power web servers. CASES, 2006.
14. T. Kgil, D. Roberts, and T. Mudge. Improving nand Flash based disk caches. ISCA, 2008.
15. B. C. Lee, et al. Architecting phase change memory as a scalable dram alternative. ISCA, 2009.
16. D. Lewis and H. Lee. Architectural evaluation of 3D stacked RRAM caches. IEEE 3D System Integration Conf., 2009.
17. S. Li, et al. McPAT: An integrated power, area and timing modeling framework for multicore and manycore architectures. MICRO, 2009.
18. K. Lim, et al. Understanding and designing new server architectures for emerging warehouse-computing environments. ISCA, 2008.
19. D. Patterson, et al.A case for intelligent RAM. IEEE Micro, 1997.
20. M. K. Qureshi, et al. Enhancing lifetime and security of pcm-based main memory with start-gap wear leveling. MICRO-42, 2009.
21. M. Qureshi, et al. Scalable high performance main memory system using phase-change memory technology. ISCA, 2009.
22. V. Reddi, et al. Web Search Using Small Cores: Quantifying the Price of Efficiency. ISCA, 2010.
23. E. Riedel, et al. Active disks for large-scale data processing. IEEE Computer, vol 34, , 2001.
24. S. Rivoire, et al. JouleSort: a balanced energy-efficiency benchmark. SIGMOD, 2007.
25. P. Clark, et al. Processing Petabytes per Second with the ATLAS Experiment at the LHC in CERN. GPU Tech. Conf., 2010.
26. Zichen Xu, et al. Exploring power-performance tradeoffs in database systems. ICDE, 2010.
27. Fan Yang, et al. Formalizing mapreduce with CSP. ECBS, 2010.
28. B. Zhai, et al. Energy efficient near-threshold chip multi-processing. ISLPED, 2007.
29. W. Zhang and T. Li. Exploring phase change memory and 3D die-stacking for power/thermal friendly, fast and durable memory architectures. PACT, 2009.
30. P. Zhou, et al. A durable and energy efficient main memory using phase change memory technology. ISCA, 2009.
31. Y. Zhou et al. Large-scale Parallel Collaborative Filtering for the Netflix Prize. Algo. Aspects in Information and Management, 2008.
32. D. Abts et al. Energy proportional datacenter networks. ISCA, 2010.
33. J. Condit et al, Better I/O through byte-addressable, persistent memory. SOSP, 2009.
34. S. Venkataraman et al. Consistent and Durable Data Structures for Non-Volatile Byte-Addressable Memory. FAST, 2011.
35. J. Coburn et al. NV-Heaps: Making Persistent Objects Fast and Safe with Next-Generation, Non-Volatile Memories. ASPLOS, 2011.
36. D. Stukov, G. Snider, D. Steward, and R. Williams. The missing memristor found. Nature, volume 453, pages 80-83, 2008.