Many-core key-value store

2011 International Green Computing Conference and Workshops, IGCC 2011

Volumn , Issue , 2011, Pages

  Berezecki, Mateusz ^a   Frachtenberg, Eitan ^a   Paleczny, Mike ^a   Steele, Kenneth ^b  

^a FACEBOOK   (United States)

^b Tilera ^*  (United States)

Author keywords

Key Value store; Low power architectures; Many core processors; Memcached

Indexed keywords

AMD OPTERON; CLOCK RATE; DATA CENTERS; KEY-VALUE STORE; LOW POWER; LOW POWER ARCHITECTURE; LOW-POWER CONSUMPTION; MANY-CORE; MEMCACHED; WORK LOADS;

QUALITY OF SERVICE;

MEMORY ARCHITECTURE;

EID: 80053186132     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IGCC.2011.6008565     Document Type: Conference Paper

References (14)

1. G. DeCandia, D. Hastorun, M. Jampani, G. Kakulapati, A. Lakshman, A. Pilchin, S. Sivasubramanian, P. Vosshall, and W. Vogels, "Dynamo: Amazon's Highly Available Key-Value Store," in Proceedings of 21st ACM SIGOPS Symposium on Operating Systems Principles. New York, NY, USA: ACM, 2007, pp. 205-220. (Pubitemid 351429377)
2. B. Fitzpatrick, "Distributed caching with Memcached," Linux Journal, vol. 2004, no. 124, p. 5, August 2004.
3. J. Petrovic, "Using Memcached for Data Distribution in Industrial Environment," in Proceedings of the 3rd International Conference on Systems. Washington, DC, USA: IEEE Computer Society, 2008, pp. 368-372.
4. D. G. Andersen, J. Franklin, M. Kaminsky, A. Phanishayee, L. Tan, and V. Vasudevan, "FAWN: A Fast Array of Wimpy Nodes," in Proceedings of the ACM SIGOPS 22nd Symposium on Operating Systems Principles. New York, NY, USA: ACM, 2009, pp. 1-14.
5. K. Lim, P. Ranganathan, C. Jichuan, P. Chandrakant, M. Trevor, and R. Steven, "Understanding and Designing New Server Architectures for Emerging Warehouse-Computing Environments," Proceedings of 35th International Symposium on Computer Architecture, June 2008.
6. W. Lang, J. M. Patel, and S. Shankar, "Wimpy Node Clusters: What about non-wimpy workloads?" in Proceedings of the 6th International Workshop on Data Management on New Hardware. New York, NY, USA: ACM, 2010, pp. 47-55.
7. A. Greenberg, J. Hamilton, D. A. Maltz, and P. Patel, "The Cost of a Cloud: Research Problems in Data Center Networks," SIGCOMM Computuer Communication Review, vol. 39, no. 1, pp. 68-73, December 2008.
8. B. Taylor, M., J. Kim, J. Miller, D. Wentzlaff, F. Ghodrat, B. Greenwald, H. Hoffman, J.-W. Lee, P. Johnson, W. Lee, A. Ma, A. Saraf, M. Seneski, N. Shnidman, V. Strumpen, M. Frank, S. Amarasinghe, and A. Agarwal, "The RAW Microprocessor: A Computational Fabric for Software Circuits and General Purpose Programs." IEEE Micro, April 2002.
9. B. Taylor, M., W. Lee, J. Miller, D. Wentzlaff, I. Bratt, B. Greenwald, H. Hoffmann, P. Johnson, J. Kim, J. Psota, A. Saraf, N. Shnidman, V. Strumpen, M. Frank, S. Amarasinghe, and A. Agarwal, "Evaluation of the RAW Microprocessor: An Exposed-Wire-Delay Architecture for ILP and Streams." Proceedings of the 31st International Symposium on Computer Architecture, June 2004.
10. S. Bell, B. Edwards, and J. Amann, "Tile64-processor: A 64-core SoC with Mesh Interconnect," Solid-State Circuits, pp. 88-598, 2008.
11. A. Agarwal, "The Tile Processor: A 64-core Multicore for Embedded Processing," Proceedings of 11th workshop on High Performance Embedded Computing, 2007.
12. A. Agarwal, L. Bao, J. Brown, B. Edwards, M. Mattina, C.-C. Miao, C. Ramey, and D. Wentzlaff, "Tile Processor: Embedded Multicore for Networking and Multimedia." Proceedings of 19th Symposium on High Performance Chips, August 2007.
13. D. Karger, A. Sherman, A. Berkheimer, B. Bogstad, R. Dhanidina, K. Iwamoto, B. Kim, L. Matkins, and Y. Yerushalmi, "Web Caching with Consistent Hashing," in Proceedings of the 8th International Conference on World Wide Web, New York, NY, USA, 1999, pp. 1203-1213.
14. N. Gunther, S. Subramanyam, and S. Parvu, "Hidden scalability gotchas in Memcached and friends," June 2010.