FlashCache: A NAND flash memory file cache for low power web servers

CASES 2006: International Conference on Compilers, Architecture and Synthesis for Embedded Systems

Volumn , Issue , 2006, Pages 103-112

  Kgil, Taeho ^a   Mudge, Trevor ^a  

^a UNIVERSITY OF MICHIGAN   (United States)

Author keywords

Application specific architectures; Embedded system; Flash memory; Full system; Low power; Server platforms; Simulation; Web server

Indexed keywords

CACHE MEMORY; CLIENT SERVER COMPUTER SYSTEMS; DYNAMIC RANDOM ACCESS STORAGE; EMBEDDED SYSTEMS; NAND CIRCUITS; WEB SERVICES;

CLIENT REQUEST BEHAVIOR; LATENCIES; WEB SERVERS;

FLASH MEMORY;

EID: 34547147932     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1176760.1176774     Document Type: Conference Paper

References (22)

1. Error Correction Code in Single Level Cell NAND Flash Memories, http://www.st.com/stonline/products/literature/an/10123.pdf.
2. Hybrid Hard Drives with Non-Volatile Flash and Longhorn. http ://www.samsung.com/Products/HardDiskDrive/news/ HardDiskDrive_20050425_0000117556.htm.
3. JFFS: The Journalling Flash File System. http://sources.redhat.com/jffs2/ jffs2.pdf.
4. Micron DDR2 DRAM. http://www.micron.com/products/dram/ddr2/.
5. The Micron system-power calculator, http: //www.micron.com/products/dram/ syscalc.html.
6. Samsung NAND Flash memory datasheet. http ://www.samsung.com/products/ semiconductor/NANDFlash/SLC_LargeBlock/8Gbit/K9K8G08U0A/K9K8G08U0A.htm.
7. SPECweb99 benchmark. http://www.spec.org/osg/web99/.
8. Sun Fire T2000 Server Power Calculator. http://www.sun.com/servers/ coolthreads/t2000/calc/index.jsp.
9. TrueFFS. http://www.m-systems.com/site/en-US/Support/DeveloperZone/ Software/LifespanCalc.htm.
10. ITRS roadmap. Technical report, 2005.
11. P. Barford and M. Crovella. Generating representative web workloads for network and server performance evaluation. In Measurement and Modeling of Computer Systems, pages 151-160, 1998.
12. N. L. Binkert, R. G. Dreslinski, L. R. Hsu, K. T. Lim, A. G. Saidi, and S. K. Reinhardt. The M5 simulator: Modeling networked systems. IEEE Micro, 26(4):52-60, Jul/Aug 2006.
13. E. L. Congduc. Packet classification in the NIC for improved SMP-based internet servers. In Proc. Int'l Conf. on Networking, Feb. 2004.
14. M. Ekman and P. Stenstr. A cost-effective main memory organization for future servers. In Proc. of the Int'l Parallel and Distributed Processing Symp., Apr 2005.
15. S. Gregori, A. Cabrini, O. Khouri, and G. Torelli. On-chip error correcting techniques for new-generation flash memories. 91(4), Apr 2003.
16. S. Gupta, M. Hubert, S. Hong, and R. Patti. Techniques for producing 3D ICs with high-density interconnect, www.tezzaron.com/about/papers/ ieee_vmic_2004_finalsecure.pdf.
17. H. Huang, P. Pillai, and K. G. Shin. Design and Implementation of Power-Aware Virtual Memory. In USENIX Annual Technical Conference, pages 57-70, 2003.
18. P. Kongetira, K. Aingaran, and K. Olukotun. Niagara: A 32-way multithreaded Sparc processor. IEEE Micro, 25(2):21-29, Mar. 2005.
19. A. R. Lebeck, X. Fan, H. Zeng, and C. S. Ellis. Power aware page allocation. In Proc. Int'l Conf on Arch. Support for Programming Languages and Operating Systems, pages 105-116, 2000.
20. J. Lee, S.-S. Lee, O.-S. Kwon, K.-H. Lee, D.-S. Byeon, L-Y. Kim, K.-H. Lee, Y.-H. Lim, B.-S. Choi, J.-S. Lee, W.-C. Shin, J.-H. Choi, and K.-D. Suh. A 90-nm CMOS 1.8-V 2-Gb NAND Flash Memory for Mass Storage Applications. 38(11), Nov 2003.
21. G. MacGillivray. Process vs. density in DRAMs. http://www.eetasia.com/ ARTICLES/2005SEP/B/2005SEP01_ST0R_TA.pdf.
22. C. Park, J. Seo, S. Bae, H. Kim, S. Kim, and B. Kim. A Low-cost Memory Architecture With NAND XIP for Mobile Embedded Systems. In Proc. Int'l Conf. on HW-SW Codesign and System Synthesis(CODES+ISSS), Oct 2003.