System-level design techniques for energy-efficient embedded systems

System-Level Design Techniques for Energy-Efficient Embedded Systems

Volumn , Issue , 2005, Pages 1-194

  Schmitz, Marcus T ^a   Al Hashimi, Bashir M ^a   Eles, Petru ^b  

^a UNIVERSITY OF SOUTHAMPTON   (United Kingdom)

^b LINKÖPING UNIVERSITY   (Sweden)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 84891414089     PISSN: None     EISSN: None     Source Type: Book    
DOI: 10.1007/b106642     Document Type: Book

References (163)

1. GNU CC Manual. available at: http://gcc.gnu.org/.
2. GNU GCJ: GNU Compiler for Java. available at: http://gcc.gnu.org/java/.
3. GNU gprof Manual. available at: http://www.gnu.org/manual/gprof-2.9.1/ gprof.html.
4. GSM 06.10, Technical University of Berlin. Source code available at http://kbs.cs.tu-berlin. de/~jutta/toast.html.
5. Independent JPEG Group: jpeg-6b. Source code available at ftp://ftp. uu.net/graphics/jpeg/jpegsrc.v6b.tar.gz.
6. International Technology Roadmap for Semiconductors 2000. http://public.itrs.net.
7. Standard Performance Evaluation Corporation. http://www.specbench.org/.
8. Synopsys Behavioral Compiler. http://www.synopsys.com/products/beh-syn/ beh-syn. html.
9. Synopsys Design Compiler. http://www.synopsys.com/products/logic/design- comp-ds.html.
10. Synplify from Synplicity. http://www.synplicity.com/products/.
11. The Free-IP Project. http://www.free-ip. com/.
12. WITAS: The Wallenberg laboratory for research on Information Technology and Autonomous System. http://www.ida.liu.se/ext/witas/.
13. ™ Core, Developer's Manual, December 2000. Order Number 273473-001.
14. ™ 4, Processor Model 6 CPGA Data Sheet, November 2000. Publication No 24319 Rev E.
15. ® PXA800F Cellular Processor, Developer's Manual, February 2003. Order Number 252569-002.
16. T. Adam, K. Chandy, and J. Dickson. A Comparison of List Scheduling for Parallel Processing Systems. J. Communications of the ACM, 17(12):685-690, December 1974.
17. Alexandra Andrei, Marcus T. Schmitz, Bashir M. Al-Hashimi, and Petru Eles. Overhead-Conscious Voltage Selection for Dynamic and Leakage Energy Reduction of Time-Constrained Systems. In Proceedings Design, Automation and Test in Europe Conference (DATE2004), February 2004.
18. Thomas Bäck, Ulrich Hammel, and Hans-Paul Schwefel. Evolutionary Computation: Comments on the History and Current State. IEEE Transactions on Evolutionary Computation, 1(1):3-17, 1997.
19. Z. Baidas, A. D. Brown, and A. C. Williams. Floting-point Behavioral Synthesis. IEEE Transactions on Computer-Aided Design, 20(7):828-839, July 2001.
20. N. Bambha, S. Bhattacharyya, J. Teich, and E. Zitzler. Hybrid Global/Local Search Strategies for Dynamic Voltage Scaling in Embedded Multiprocessors. In Proceedings 1st International Symposium Hardware/Software Co-Design (CODES'01), pages 243-248, April 2001.
21. Armin Bender. Design of an Optimal Loosely Coupled Heterogeneous Multiprocessor System. In Proceedings European Design Automation Conference, pages 275-281, March 1996.
22. L. Benini, G. De Micheli, E. Macii, D. Sciuto, and C. Silvano. Address Bus Encoding Techniques for System-Level Power Optimization. In Proceedings Design, Automation and Test in Europe Conference (DATE98), pages 861-866, March 1998.
23. Luca Benini, A. Bogliolo, and Giovanni De Micheli. A Survey of Design Techniques for System-Level Dynamic Power Management. IEEE Transactions on VLSI Systems, pages 299-316, June 2000.
24. Luca Benini, A. Bogliolo, G. A. Paleologo, and G. De Micheli. Policy Optimization for Dynamic Power Management. IEEE Transactions on Computer-Aided Design, 18(6):813-833, June 1999.
25. Luca Benini, Alessandro Bogliolo, and Giovanni De Mecheli. Dynamic Power Management of Electronic Systems. In Proceedings IEEE/ACM International Conference Computer-Aided Design (ICCAD-98), pages 696-702, Nov. 1998.
26. Luca Benini and Giovanni De Micheli. Dynamic Power Management: Design Techniques and CAD Tools. Kluwer Academic Publishers, 1997.
27. Luca Benini and Giovanni De Micheli. Networks on Chips: A New SoC Paradigm. IEEE Computer, 35(1):70-78, January 2002.
28. Luca Benini, Giovanni De Micheli, Enrico Macii, Massimo Poncino, and R. Scarsi. Symbolic Synthesis of Clock-gating Logic for Power Optimization of Synchronous Controllers. ACM Transactions on Design Automation of Electronic Systems, 4(4):351-375, 1999.
29. Luca Benini, Polly Siegel, and Giovanni De Micheli. Saving Power by Synthesizing Gated Clocks for Sequential Circuits. IEEE Design & Test of Computers, 11(4):32-41, 1994.
30. Peter Bjørn-Jørgensen and Jan Madsen. Critical Path Driven Cosynthesis for Heterogeneous Target Architectures. In Proceedings 5th International Workshop Hardware/Software Co-Design (Codes/CASHE'97), pages 15-19, 1997.
31. Shekhar Borkar. Design Challenges of Technology Scaling. IEEE Mirco, pages 23-29, July 1999.
32. C. Brandolese, W. Fornaciari, F. Salice, and D. Sciuto. Energy Estimation for 32 bit Microprocessors. In Proceedings 8th International Workshop Hardware/Software Co-Design (CODES'00), pages 24-28, May 2000.
33. Jason J. Brown, Danny Z. Chen, Garrison W. Greenwood, Xiaobo (Sharon) Hu, and Richard W. Taylor. Scheduling for Power Reduction in a Real-Time System. In Proceedings International Symposium Low Power Electronics and Design (ISLPED'97), pages 84-87, 1997.
34. Thomas D. Burd. Energy-Efficient Processor System Design. PhD thesis, University of California at Berkeley, 2001.
35. Thomas D. Burd and Robert W. Brodersen. Processor Design for Portable Systems. Journal on VLSI Signal Processing, 13(2):203-222, August 1996.
36. Thomas D. Burd, Trevor A. Pering, Anthony J. Stratakos, and Robert W. Brodersen. A Dynamic Voltage Scaled Microprocessor System. IEEE Journal on Solid-State Circuits, 35(11):1571-1580, November 2000.
37. Anantha P. Chandrakasan and Robert W. Brodersen. Low Power Digital CMOS Design. Kluwer Academic Publisher, 1995.
38. Anantha P. Chandrakasan, T. Sheng, and Robert W. Brodersen. Low Power CMOS Digital Design. Journal of Solid State Circuits, 27(4):473-484, April 1992.
39. Eui-Young Chung, Luca Benini, and Giovanni De Micheli. Contents Provider-Assisted Dynamic Voltage Scaling for Low Energy Multimedia Applications. In Proceedings International Symposium Low Power Electronics and Design (ISLPED '02), pages 42-47, August 2002.
40. J. D'Ambrosio and X. Hu. Configuration-Level Hardware/Software Partitioning for Real-Time Embedded Systems. In Proceedings International Workshop Hardware/Software Co-Design (Codes/CASHE'94), pages 34-41, 1994.
41. Bharat P. Dave, Ganesh Lakshminarayana, and Niraj K. Jha. COSYN: Hardware-Software Co-Synthesis of Embedded Systems. In Proceedings IEEE 34th Design Automation Conference (DAC97), pages 703-708, 1997.
42. G. DeMicheli. Synthesis and Optimization of Digital Circuits. McGraw-Hill, 1994.
43. Giovanni DeMicheli, David C. Ku, Frederic Mailhot, and Thomas Truong. The Olympus Synthesis System for Digital Design. IEEE Design & Test of Computers, pages 37-53, October 1990.
44. Micheal L. Dertouzos and Aloysius Ka-Lau Mok. Multiprocessor On-Line Scheduling of Hard-Real-Time Tasks. IEEE Transactions on Software Engineering, 15(12):1497-1506, December 1989.
45. Srinivas Devadas and Sharad Malik. A Survey of Optimization Techniques Targeting Low Power VLSI Circuits. In Proceedings IEEE 32nd Design Automation Conference (DAC95), pages 242-247, 1995.
46. Muhammad K. Dhodhi, Imtiaz Ahmad, and Robert Storer. SHEMUS: Synthesis of Heterogeneous Multiprocessor Systems. J. Microprocessors and Microsystems, 19(6):311-319, August 1995.
47. R. Dick and N. K. Jha. MOCSYN: Multiobjective core-based single-chip system synthesis. In Proceedings Design, Automation and Test in Europe Conference (DATE99), pages 263-270, March 1999.
48. R. Dick, D. Rhodes, and W. Wolf. TGFF: Task Graphs for free. In Proceedings 5th International Workshop Hardware/Software Co-Design (Codes/CASHE'97), pages 97-101, March 1998.
49. Robert P. Dick and Niraj K. Jha. MOGAC: A Multiobjective Genetic Algorithm for Hardware-Software Co-Synthesis of Distributed Embedded Systems. IEEE Transactions on Computer-Aided Design, 17(10):920-935, Oct. 1998.
50. Petru Eles, Alexa Doboli, Paul Pop, and Zebo Peng. Scheduling with Bus Access Optimization for Distributed Embedded Systems. IEEE Transactions on VLSI Systems, 8(5):472-491, Oct. 2000.
51. Petru Eles, Krzysztof Kuchcinski, Zebo Peng, Alexa Doboli, and Paul Pop. Scheduling of Conditional Process Graphs for the Synthesis of Embedded Systems. In Proceedings Design, Automation and Test in Europe Conference (DATE98), pages 132-138, 1998.
52. Petru Eles, Zebo Peng, Krzysztof Kuchcinski, and Alexa Doboli. System Level Hardware/Software Partitioning Based on Simulated Annealing and Tabu Search. Kluwer Journal on Design Automation for Embedded Systems, 2:5-32, 1997.
53. R. Ernst and J. Henkel. Hardware-Software Codesign of Embedded Controllers Based on Hardware Extraction. In 1st International Workshop Hardware/Software Co-Design (Codes/CASHE'92), 1992.
54. R. Ernst, J. Henkel, and Th. Brenner. Hardware-Software Co-synthesis for Mirco-Controllers. IEEE Design & Test of Computers, 10(4):64-75, Dec. 1993.
55. Rolf Ernst. Codesign of Embedded Systems: Status and Trends. IEEE Design & Test of Computers, pages 45-54, April 1998.
56. A. Feller. Automatic layout of low-cost quick-turnaround random-logic custom LSI devices. In Proceedings IEEE 13th Design Automation Conference (DAC76), pages 97-85, 1976.
57. Terence C. Fogarty. Varying the probability of mutation in the genetic algorithm. In Proceedings 3rd International Conference on Genetic Algorithms (ICGA), pages 104-109, 1989.
58. W. Fornaciari, D. Sciuto, and C. Silvano. Power Estimation for Architectural Exploration of HW/SW Communication on System-Level Buses. In Proceedings 7th International Workshop Hardware/Software Co-Design (CODES'99), pages 152-156, May 1999.
59. Michael L. Fredman and Robert Endre Tarjan. Fibonacci Heaps and Their Uses in Improved Network Optimization Algorithms. In Annual Symposium on Foundations of Computer Science (FOCS 1984), 1984.
60. Daniel Gajski and Longanath Ramachandran. Introduction to High-Level Synthesis. IEEE Design and Test of Computers, 2(4):44-54, 1994.
61. Daniel D. Gajski, Jianwen Zhu, and Rainer Dömer. Essential Issues in Codesign. Technical report, University of California, Irvine, Department of Information and Computer Science, June 1997.
62. M. R. Garey and D. S. Johnson. Computers and Intractability: A Guide to the theory of NP-Completeness. W. H. Freeman and Company, 1979.
63. Sabih H. Gerez. Algorithms for VLSI Design Automation. John Wiley & Sons Ltd., 1998.
64. David E. Goldberg. Genetic Algorithms in Search, Optimization & Machine Learning. Addison-Wesley Publishing Company, 1989.
65. James Goodman, Anantha Chandrakasan, and Abram P. Dancy. Design and Implementation of a Scalable Encryption Procesoor with Embedded Variable DC/DC Converter. In Proceedings IEEE 36th Design Automation Conference (DAC99), pages 855-860, 1999.
66. Martin Grajcar. Genetic List Scheduling Algorithm for Scheduling and Allocation on a Loosely Coupled Heterogeneous Multiprocessor System. In Proceedings IEEE 36th Design Automation Conference (DAC99), pages 280-285, 1999.
67. Flavius Gruian. System-Level Design Methods for Low-Energy Architectures Containing Variable Voltage Processors. In Workshop Power-Aware Computing Systems, Nov. 2000.
68. Flavius Gruian and Krzysztof Kuchcinski. LEneS: Task Scheduling for Low-Energy Systems Using Variable Supply Voltage Processors. In Proceedings Asia South Pacific - Design Automation Conference (A S P - DAC'01), pages 449-455, Jan 2001.
69. R. K. Gupta and G. De Micheli. Hardware/Software Co-synthesis of Digital Systems. IEEE Design & Test of Computers, pages 29-41, September 1993.
70. R. K. Gupta. Co-Synthesis of Hardware and Software for Digital Embedded Systems. PhD thesis, Stanford University, December 1993.
71. Vadim Gutnik and Anantha Chandrakasan. Embedded Power Supply for Low-Power DSP. IEEE Transactions on VLSI Systems, 5(4), 425-435 1997.
72. Johan Hagman. mpeg3play-0.9.6. Source code available at http://home.swipnet.se/~w-10694/tars/mpeg3play-0.9.6-x86.tar.gz.
73. Lajos Hanzo, Clare Somerville, and Jason Woodard. Voice Compression and Communications: Principles and Applications for Fixed and Wireless Channels. John Wiley & Sons Inc., 2001.
74. Jörg Henkel. A Low Power Hardware/Software Partitioning Approach for Core-Based Embedded Systems. In Proceedings IEEE 36th Design Automation Conference (DAC99), pages 122-127, 1999.
75. Jörg Henkel and Rolf Ernst. An Approach to Automated Hardware/Software Partitioning using a Flexible Granularity that is driven by High-Level Estimation Techniques. IEEE Transactions on VLSI Systems, 9(2):273-289, 2001.
76. Inki Hong, Darko Kirovski, Gang Qu, Miodrag Potkonjak, and Mani B. Srivastava. Power Optimization of Variable-Voltage Core-Based Systems. IEEE Transactions on Computer-Aided Design, 18(12):1702-1714, Dec. 1999.
77. Inki Hong, Gang Qu, Miodrag Potkonjak, and Mani B. Srivastava. Synthesis Techniques for Low-Power Hard Real-Time Systems on Variable Voltage Processors. In Proceedings Real-Time Systems Symposium, 1998.
78. Junwei Hou and Wayne Wolf. Process Partitioning for Distributed Embedded Systems. In Proceedings 4th International Workshop Hardware/Software Co-Design (Codes/CASHE'96), pages 70-76, March 1996.
79. Sandy Irani, Sandeep Shukla, and Rajesh Gupta. Online Strategies for Dynamic Power Management in Systems with Multiple Power-Saving States. ACM Transactions on Embedded Computing Systems, 2(3):325-346, August 2003.
80. Tohru Ishihara and Hiroto Yasuura. Voltage Scheduling Problem for Dynamically Variable Voltage Processors. In Proceedings International Symposium Low Power Electronics and Design (ISLPED'98), pages 197-202, 1998.
81. Axel Jantsch and Hannu Tenhunen (Eds.). Networks on Chip. Kluwer Academic Publishers, 2003.
82. Niraj K. Jha. Low Power System Scheduling and Synthesis. In Proceedings IEEE/ACM International Conference Computer-Aided Design (ICCAD-01), pages 259-263, 2001.
83. Asawaree Kalavade and Edward A. Lee. A Global Criticality/Local Phase Driven Algorithm for the Constrained Hardware/Software Partitioning Problem. In Proceedings International Workshop Hardware/Software Co-Design (Codes/CASHE'94), pages 42-48, Sept. 1994.
84. Asawaree Kalavade and P. A. Subrahmanyam. Hardware/Software Partitiong for Multifunction Systems. IEEE Transactions on Computer-Aided Design, 17(9):819-836, Sep. 1998.
85. Kurt Keutzer, Sharad Malik, A. Richard Newton, Jan M. Rabaey, and A. Sangiovanni-Vincentelli. System-Level Design: Orthogonalization of Concerns and Platform-Based Design. IEEE Transactions on Computer-Aided Design, 19(12):1523-1543, December 2000.
86. C. Kim and K. Roy. Dynamic Vth Scaling Scheme for Active Leakage Power Reduction. In Proceedings Design, Automation and Test in Europe Conference (DATE2002), pages 163-167, March 2002.
87. Alexander Klaiber. The Technology behind Crusoe Processors. January 2000. http://www.transmeta.com.
88. P. V. Knudsen and J. Madsen. Integrating Communication Protocol Selection with Hardware/Software Codesign. IEEE Transactions on Computer-Aided Design, 18(9):1077-1095, Aug. 1999.
89. Peter V. Knudsen and Jan Madsen. PACE: A Dynamic Programming Algorithm for Hardware/Software Partitioning. In Proceedings 4th International Workshop Hardware/Software Co-Design (Codes/CASHE'96), pages 85-92, March 1996.
90. Yu-Kwong Kwok and Ishfaq Ahmad. Dynamic Critical-Path Scheduling: An Effectice Technique for Allocating Task Graphs to Multiprocessors. IEEE Transactions on Parallel and Distributed Systems, 7(5):506-521, May 1996.
91. Yu-Kwong Kwok and Ishfaq Ahmad. Static Scheduling Algorithms for Allocating Directed Task Graphs to Multiprocessors. ACM Computing Surveys, 31(4):406-471, December 1999.
92. Kanishka Lahiri, Anand Raghunathan, Sujit Dey, and Debashis Panigrahi. Battery-Driven System Design: A New Frontier in Low Power Design. pages 1-10
93. Rainer Leupers and Peter Marwedel. Retargetable Compiler Technology for Embedded Systems - Tools and Applications. Kluwer Academic Publishers, 2001.
94. Y. Li and J. Henkel. A Framework for Estimating and Minimizing Energy Dissipation of Embedded HW/SW Systems. In Proceedings IEEE 35th Design Automation Conference (DAC98), pages 188-193, 1998.
95. Y.-T. S. Li, S. Malik, and A. Wolfe. Performance Estimation of Embedded Software with Instruction Cache Modeling. In Proceedings IEEE/ACM International Conference Computer-Aided Design (ICCAD-95), pages 380-387, November 1995.
96. Jinfeng Liu, Pai H. Chou, and Nader Bagherzadeh. Communication Speed Selection for Embedded Systems with Networked Voltage-Scalable Processors. In Proceedings 2nd International Symposium Hardware/Software Co-Design (CODES'02), pages 169-174, 2002.
97. J. R. Lorch and A. J. Smith. Software Strategies for Portable Computer Energy Management. IEEE Personal Communications, 5(3):60-73, June 1998.
98. Yung-Hsiang Lu, Luca Benini, and Giovanni De Micheli. Low-Power Task Scheduling for Muliple Devices. In Proceedings 8th International Workshop Hardware/Software Co-Design (CODES'00), pages 39-43, 2000.
99. Jiong Luo and Niraj K. Jha. Power-conscious Joint Scheduling of Periodic Task Graphs and Aperiodic Tasks in Distributed Real-time Embedded Systems. In Proceedings IEEE/ACM International Conference Computer-Aided Design (ICCAD-00), pages 357-364, Nov. 2000.
100. Jiong Luo and Niraj K. Jha. Battery-aware Static Scheduling for Distributed Real-Time Embedded Systems. In Proceedings IEEE 38th Design Automation Conference (DAC01), pages 444-449, 2001.
101. Jan Madsen and Peter Bjørn-Jørgensen. Embedded System Synthesis under Memory Constrains. In Proceedings 7th International Workshop Hardware/Software Co-Design (CODES'99), pages 188-192, 1999.
102. S. Martin, K. Flautner, T. Mudge, and D. Blaauw. Combined Dynamic Voltage Scaling and Adaptive Body Biasing for Lower Power Microprocessors under Dynamic Workloads. In Proceedings IEEE/ACM International Conference Computer-Aided Design (ICCAD-02), pages 721-725, 2002.
103. Sven Mattisson. Minimizing Power Dissipation of Cellular Phones. In Proceedings International Symposium Low Power Electronics and Design (ISLPED '97), pages 42-45, 1997.
104. G. De Micheli and R. K. Gupta. Hardware/Software Co-Design. In Proceedings of the IEEE, pages 349-365, March 1997.
105. Giovanni De Micheli, Rolf Ernst, and Wayne Wolf. Readings in Hardware/Software Co-Design. Morgan Kaufmann Publishers, 2002.
106. B. Mochocki, X. Hu, and G. Quan. A Realistic Variable Voltage Scheduling Model for Real-Time Applications. In Proceedings IEEE/ACM International Conference Computer-Aided Design (ICCAD-02), pages 726-731, 2002.
107. J. Monteiro, S. Devadas, and A. Ghosh. Retiming Sequential Circuits for Low Power. In Proceedings IEEE/ACM International Conference Computer-Aided Design (ICCAD-93), pages 398-402, 1993.
108. J. Monteiro, S. Devadas, and A. Ghosh. Sequential logic optimization for low power using input disabling precomputation architectures. IEEE Transactions on Computer-Aided Design, 17(3):279-284, March 1998.
109. W. Namgoong, M. Yu, and T. Meng. A High-Efficiency Variable-Voltage CMOS Dynamic dc-dc Switching Regulator. In Proceedings International Solid-State Circuits Conference, pages 380-381, 1997.
110. David Naylor and Simon Jones. VHDL: A Logic Synthesis Approach. Chapman-Hall, 1997.
111. Hyunok Oh and Soonhoi Ha. A Static Scheduling Heuristic for Heterogeneous Processors. In 2nd International EuroPar Conference Vol. II, August 1996.
112. Hyunok Oh and Soonhoi Ha. A Hardware-Software Cosynthesis Technique Based on Heterogeneous Multiprocessor Scheduling. In Proceedings 7th International Workshop Hardware/Software Co-Design (CODES'99), pages 183-187, May 1999.
113. Hyunok Oh and Soonhoi Ha. Hardware-Software Cosynthesis of Multi-Mode Multi-Task Embedded Systems with Real-Time Constraints. In Proceedings 2nd International Symposium Hardware/Software Co-Design (CODES'02), pages 133-138, May 2002.
114. P. R. Panda and N. D. Dutt. Reducing Address Bus Transitions for Low Power Memory Mapping. In IEEE European Design and Test Conference, pages 63-67, March 1996.
115. M. Pedram and Q. Wu. Design Considerations for Battery-powered Electronics. In Proceedings IEEE 36th Design Automation Conference (DAC99), pages 861-866, 1999.
116. Massoud Pedram. Power Minimization in IC Design: Principles and Applications. ACM Transactions Design Automation of Electronic Systems (TODAES), 1(1):3-56, Jan 1996.
117. P. Pedro and Alan Burns. Schedulability Analysis for Mode Changes in Flexible Realtime Systems. In Proceddings Euromicro Workshop on Real-Time Systems, pages 17-19, June 1998.
118. Paul Pop, Petru Eles, and Zebo Peng. Bus Access Optimization for Distributed Embedded Systems Based on Schedulability Analysis. In Proceedings Design, Automation and Test in Europe Conference (DATE2000), pages 567-574, 2000.
119. Paul Pop, Petru Eles, and Zebo Peng. Scheduling with Optimized Communication for Time-Triggered Embedded Systems. In Proceedings 8th International Workshop Hardware/Software Co-Design (CODES'00), pages 62-66, 2000.
120. Paul Pop, Petru Eles, Traian Pop, and Zebo Peng. An Approach to Incremental Design of Distributed Embedded Systems. In Proceedings IEEE 38th Design Automation Conference (DAC01), pages 450-455, 2001.
121. S. Prakash and A. Parker. SOS: Synthesis of Application-Specific Heterogeneous Multiprocessor Systems. J. Parallel & Distributed Computing, pages 338-351, Dec. 1992.
122. A. Raghunathan and N. K. Jha. SCALP: An iterative improvement based low-power data path synthesis algorithm. IEEE Transactions on Computer-Aided Design, 16(11):1260-1277, November 1997.
123. A. Raghunathan, N. K. Niraj, and Sujit Dey. High-Level Power Analysis and Optimization. Kluwer Academic Publishers, 1998.
124. Daler Rakhmatov and Sarma Vrudhula. Energy Management for Battery-Powered Embedded Systems. ACM Transactions on Embedded Computing Systems, 2(3):277-324, August 2003.
125. Krithi Ramamritham and John A. Stankovic. Scheduling Algorithms and Operating Systems Support for Real-time Systems. Proceedings of the IEEE, 81(1):55-67, 1994.
126. R. L. Rhodes and Wayne Wolf. Co-Synthesis of Heterogeneous Multiprocessor Systems using Arbitrated Communication. In Proceedings IEEE/ACM International Conference Computer-Aided Design (ICCAD-99), pages 339-342, 1999.
127. International Technology Roadmap for Semiconductors. http://notes. sematech.org/ntrs/PublNTRS.nsf.
128. Alex Rogers and Adam Prügel-Bennett. Modelling the dynamics of a steady-state genetic algorithm. In Foundations of Genetic Algorithms (FOGA-5), pages 57-68. Sept 1999.
129. James A. Rowson. Hardware/Software Co-Simulation. In Proceedings IEEE 31st Design Automation Conference (DAC94), pages 439-440, 1994.
130. Kaushik Roy and Sharat C. Prasad. Low-Power CMOS VLSI Circuit Design. Wiley-Interscience, 2000.
131. Andrew Rushton. VHDL for Logic Synthesis. John Wiley & Son Ltd, 1998.
132. D. Saha, R. S. Mitra, and A. Basu. Hardware Software Partitioning using Genetic Algorithm. In 10th International Conference on VLSI Design, pages 155-160, January 1997.
133. Marcus T. Schmitz and Bashir M. Al-Hashimi. Considering Power Variations of DVS Processing Elements for Energy Minimisation in Distributed Systems. In Proceedings International Symposium System Synthesis (ISSS'01), pages 250-255, October 2001.
134. E. M. Sentovitch, K. J. Singh, Luciano Lavagno, Cho Moon, Rajeev Murgai, Alexander Saldanha, Hamid Savoj, Paul R. Stephan, Robert K. Brayton, and Alberto Sangiovanni-Vincentelli. SIS: A System for Sequential circuit synthesis. Technical report, University of California, Berkeley, May 1992.
135. L. Sha, R. Rajkumar, J. Lehoczky, and K. Ramamritham. Mode Change Protocols for Priority-driven Preemptive Scheduling. 1:243-265, December 1989.
136. Y. Shin, D. Kim, and K. Choi. Schedulability-Driven Performance Analysis of Multiple Mode Embedded Real-Time Systems. In Proceedings IEEE 37th Design Automation Conference (DAC00), pages 495-500, June 2000.
137. Youngsoo Shin and Kiyoung Choi. Power Conscious Fixed Priority Scheduling for Hard Real-Time Systems. In Proceedings IEEE 36th Design Automation Conference (DAC99), pages 134-139, 1999.
138. Gilbert C. Sih and Edward A. Lee. A Compile-time scheduling heuristic for interconnection-constrained heterogeneous processor architectures. IEEE Transactions on Parallel and Distributed Systems, 4(2):175-187, February 1993.
139. T. Simunic, L. Benini, and G. De Micheli. Energy-Efficient Design of Battery-Powered Embedded Systems. In Proceedings International Symposium Low Power Electronics and Design (ISLPED'99), pages 212-217, 1999.
140. M. Srivastava, A. Chandrakasan, and R. Brodersen. Predictive System Shutdown and other Architectural Techniques for Energy Efficient Programmable Computations. IEEE Transactions on VLSI Systems, 4(1):42-55, March 1996.
141. M. R. Stan and W. P. Burleson. Bus-Inverse Coding for Low-Power I/O. IEEE Transactions on VLSI Systems, 3(1):49-58, March 1995.
142. Jorgen Staunstrup and Wayne Wolf. Hardware/Software Co-Design: Principles and Practice. Kluwer Academic Publishers, 1997.
143. J. Teich, T. Blickle, and Lothar Thiele. An Evolutionary Approach to System-Level Synthesis. In Proceedings 5th International Workshop Hardware/Software Co-Design (Codes/CASHE'97), pages 167-171, March 1997.
144. V. Tiwari and M. Lee. Power Analysis of a 32-bit Embedded Microcontroller. In ASP-DAC, pages 141-148, Aug. 1995.
145. V. Tiwari, S. Malik, A. Wolfe, and M. Lee. Instruction Level Power Analysis and Optimization of Software. Journal of VLSI Signal Processing Systems, 13(2-3):223-238, 1996.
146. Vivek Tiwari, Sharad Malik, and Andrew Wolfe. Power Analysis of Embedded Software: A First Step Towards Software Power Minimization. IEEE Transactions on VLSI Systems, Dec. 1994.
147. C-Y. Tsui, J. Monteiro, M. Pedram, S. Devadas, A. Despain, and B. Lin. Precomputation-Based Sequential Logic Optimization for Low Power. IEEE Transactions on VLSI Systems, 2(4):426-436, December 1994.
148. K. S. Vallerio and N. K. Jha. Task graph extraction for embedded system synthesis. In International Conference on VLSI Design, pages 480-486, January 2003.
149. Bhaskaran Vasuder. Image and Video Compression Standards. Kluwer Academic Publisher, 1997.
150. Matthew Wall. GAlib: A C++ Library of Genetic Algorithm Components Version 2.45, August 1996. available at: http://lancet.mit.edu/ga.
151. John Watkinson. The engineer's guide to compression. Snell & Wilcox, 1996.
152. M. Weiser, B. Welch, A. Demers, and S. Shenker. Scheduling for Reduced CPU Energy. In Proceedings USENIX Symposium on Operating Systems Design and Implementation (OSDI), pages 13-23, 1994.
153. T. Wiangtong, Peter Y. K. Cheung, and W. Luk. Comparing Three Heuristic Search Methods for Functional Partitioning in Hardware-Software Codesign. Design Automation for Embedded Systems, 6(4):425-449, July 2002.
154. A. C. Williams. A Behavioural VHDL Synthesis System using Data Path Optimisation. PhD thesis, University of Southampton, October 1997.
155. A. C. Williams, A. D. Brown, and M. Zwolinski. Simultaneous optimisation of dynamic power, area and delay in behavioural synthesis. IEE Proc.-Comput. Digit. Tech., 147(6):383-390, November 2000.
156. Wayne H. Wolf. Hardware/Software Co-Design of Embedded Systems. In Proceedings of the IEEE, pages 967-989, July 1994.
157. Wayne H. Wolf. An Architectural Co-Synthesis Algorithm for Distributed, Embedded Computing Systems. IEEE Transactions on VLSI Systems, 5(2):218-229, June 1997.
158. M. Wu and D. Gajski. Hypertool: A Programming Aid for Message-passing Systems. IEEE Transactions on Parallel and Distributed Systems, 1(3):330-343, July 1990.
159. Y. Xie and Wayne Wolf. Allocation and Scheduling of Conditional Task Graph in Hardware/Software Co-Synthesis. In Proceedings Design, Automation and Test in Europe Conference (DATE2001), pages 620-625, March 2001.
160. Peng Yang, Paul Marchal, Chun Wong, Stefaan Himpe, Francky Catthoor, Patrick David, Johan Vounckx, and Rudy Lauwereins. Managing Dynamic Concurrent Tasks in Embedded Real-Time Multimedia Systems. In Proceedings International Symposium System Synthesis (ISSS'02), pages 112-119, October 2002.
161. Frances Yao, Alan Demers, and Scott Shenker. A Scheduling Model for Reduced CPU Energy. In IEEE Symposium on Foundations of Comp. Science, pages 374-382, 1995.
162. Y. Zhang, X. Hu, and D. Chen. Energy Minimization of Real-time Tasks on Variable Voltage Processors with Transition Energy Overhead. In Proc. ASP-DAC'03, pages 65-70, 2003.
163. Yumin Zhang, Xiaobo (Sharon) Hu, and Denny Z. Chen. Task Scheduling and Voltage Selection for Energy Minimization. In Proceedings IEEE 39th Design Automation Conference (DAC02), pages 183-188, 2002.