Memristor-based combinational circuits: A design methodology for encoders/decoders

Microelectronics Journal

Volumn 45, Issue 1, 2014, Pages 59-70

  Vourkas, Ioannis ^a   Sirakoulis, Georgios Ch ^a  

^a DEMOCRITUS UNIVERSITY OF THRACE   (Greece)

Author keywords

Crossbar; Decoding; Encoding; Memristors; Nanoelectronics

Indexed keywords

CIRCUIT FUNCTIONALITY; COMPUTATIONAL ARCHITECTURE; CROSSBAR; CROSSBAR ARCHITECTURE; DESIGN AND IMPLEMENTATIONS; DESIGN AND INTEGRATIONS; NANOELECTRONIC CIRCUITS; TECHNOLOGICAL REVOLUTION;

COMBINATORIAL CIRCUITS; COMPUTER SIMULATION; DECODING; ENCODING (SYMBOLS); LOGIC DESIGN; MEMRISTORS; NANOELECTRONICS; PASSIVE FILTERS;

STRUCTURAL DESIGN;

EID: 84891162405     PISSN: 00262692     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.mejo.2013.10.001     Document Type: Article

References (43)

1. J.R. Heath, P.J. Kuekes, G.S. Snider, and R.S. Williams A defect-tolerant computer architecture: opportunities for nanotechnology Science 280 1998 1716 1721
2. P.J. Kuekes, G.S. Snider, and R.S. Williams Crossbar nanocomputers Sci. Am. Mag. 293 2005 72 78
3. A. Dehon Array-based architecture for FET-based nanoscale electronics IEEE Trans. Nanotechnol. 1 2003 23 32
4. L.O. Chua Memristor - the missing circuit element IEEE Trans. Circuit Theory 18 1971 507 519
5. D.B. Strukov, G.S. Snider, D.R. Stewart, and R.S. Williams The missing memristor found Nature 453 2008 80 83
6. R.S. Williams How we found the missing memristor IEEE Spectr. 12 2008 28 35
7. K. Eshraghian, K.-R. Cho, O. Kavehei, S.-K. Kang, D. Abbott, S.-M.S. Kang, and MOS Memristor content addressable memory (MCAM): hybrid architecture for future high performance search engines IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 8 2011 1407 1416
8. Y. Ho, G.M. Huang, and P. Li Dynamical properties and design analysis for nonvolatile memristor memories IEEE Trans. Circuits Syst. I, Regul. Papers 4 2011 724 736
9. R. Waser Resistive non-volatile memory devices, (Invited Paper) Microelectron. Eng. 7-9 2009 1925 1928
10. G. Howard, E. Gale, L. Bull, B. de Lacy Costello, and A. Adamatzky Evolution of plastic learning in spiking networks via memristive connections IEEE Trans. Evolut. Computation 5 2012 711 729
11. H. Kim, M.Pd. Sah, C. Yang, T. Roska, and L.O. Chua Neural synaptic weighting with a pulse-based memristor circuit IEEE Trans. Circuits Syst. I, Regul. Papers 1 2012 148 158
12. J. Borghetti, G.S. Snider, P.J. Kuekes, J.J. Yang, D.R. Stewart, and R.S. Williams Memristive switches enable 'stateful' logic operations via material implication Nat. Lett. 464 2010 873 876
13. A. Talukdar, A.G. Radwan, and K.N. Salama Generalized model for Memristor-based Wien family oscillators Microelectron. J. 42 2011 1032 1038
14. A. Talukdar, A.G. Radwan, and K.N. Salama Non linear dynamics of memristor based 3rd order oscillatory system Microelectron. J. 43 2012 169 175
15. V. Erokhin, G.D. Howard, and A. Adamatzky Organic memristor devices for logic elements with memory Int. J. Bifurc. Chaos 11 2012 1250283
16. M.H. Ben Jamaa, K.E. Moselund, D. Atienza, D. Bouvet, A.M. Ionescu, Y. Leblebici, and G. De Micheli Variability-aware design of multilevel logic decoders for nanoscale crossbar memories IEEE Trans. Comput. Aided Des. Integr. Syst. 11 2008 2053 2067
17. M.S. Qureshi, M. Pickett, F. Miao, J.P. Strachan, CMOS interface circuits for reading and writing memristor crossbar array, in: Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS), 2011, pp. 2954-2957.
18. Y. Chen, G.-Y. Jung, D.A.A. Ohlberg, X. Li, D.R. Stewart, J.O. Jeppesen, K.A. Nielsen, J.F. Stoddart, and R.S. Williams Nanoscale molecular-switch crossbar circuits Nanotechnology 14 2003 462 468
19. G.S. Snider, P.J. Kuekes, and R.S. Williams CMOS-like logic in defective, nanoscale crossbars Nanotechnology 15 2004 881 891
20. Easy Java Simulations [Online]. Available from: http://fem.um.es/Ejs/, 2013.
21. I. Vourkas, and G.Ch. Sirakoulis A novel design and modeling paradigm for memristor-based crossbar circuits IEEE Trans. Nanotechnol. 6 2012 1151 1159
22. M. Gholipour, and N. Masoumi Design investigation of nanoelectronic circuits using crossbar-based nanoarchitectures Microelectron. J. 44 2013 190 200
23. J.H. Nickel, J.P. Strachan, M.D. Pickett, C.T. Schamp, J.J. Yang, J.A. Graham, and R.S. Williams Memristor structures for high scalability: non-linear and symmetric devices utilizing fabrication friendly materials and processes Microelectron. Eng. 103 2013 66 69
24. T. Prodromakis, C. Toumazou, and L.O. Chua Two centuries of memristors Nat. Mater. 6 2012 477 557
25. L.O. Chua, and S.M. Kang Memristive devices and systems Proc. IEEE 2 1976 209 223
26. Y.V. Pershin, and M. Di Ventra Memory effects in complex materials and nanoscale systems Adv. Phys. 2 2011 145 227
27. Y.N. Joklekar, and S.J. Wolf The elusive memristor: properties of basic electrical circuits Eur. J. Phys. 30 2009 661 675
28. Z. Biolek, D. Biolek, and V. Biolkova SPICE model of memristor with nonlinear dopant drift Radioengineering 2 2009 210 214
29. C. Yakopcic, T.M. Taha, G. Subramanyam, R.E. Pino, and S. Rogers A memristor device model IEEE El. Dev. Lett. 10 2011 1436 1438
30. S. Shin, K. Kim, and S. Kang Compact models for memristors based on charge-flux constitutive relationships IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 4 2010 590 598
31. S. Kvatinsky, E.G. Friedman, A. Kolodny, and U.C. Weiser TEAM: ThrEshold adaptive memristor model IEEE Trans. Circuits Syst. I, Regul. Papers 1 2013 211 221
32. M.D. Pickett, D.B. Strukov, J.L. Borghetti, J.J. Yang, G.S. Snider, D.R. Stewart, and R.S. Williams Switching dynamics in titanium dioxide memristive devices J. Appl. Phys. 7 2009 074508
33. T.V. Perevalov, V.Sh. Aliev, V.A. Gritsenko, A.A. Saraev, and V.V. Kaichev Electronic structure of oxygen vacancies in hafnium oxide Microelectron. Eng. 109 2013 21 23
34. M.A. Zidan, H.A.H. Fahmy, M.M. Hussain, and K.N. Salama Memristor-based memory: the sneak paths problem and solutions Microelectron. J. 2 2013 176 183
35. C. Yakopcic, T.M. Taha, G. Subramanyam, R.E. Pino, S. Rogers, Analysis of a memristor based 1T1M crossbar architecture, in: Proceedings of the International Joint Conference on Neural Networks (IJCNN), 2011, pp. 3243-3247.
36. S. Kim, H.Y. Jeong, S.K. Kim, S.-Y. Choi, and K.J. Lee Flexible memristive memory array on plastic substrates Nano Lett. 12 2011 5438 5442
37. K.-H. Kim, S. Gaba, D. Wheeler, J.M. Cruz-Albrecht, T. Hussain, N. Srinivasa, and W. Lu A Functional hybrid memristor crossbar-array/CMOS system for data storage and neuromorphic applications Nano Lett. 1 2012 389 395
38. D.B. Strukov, and K.K. Likharev CMOL FPGA: a reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices Nanotechnology 16 2005 888 900
39. G.S. Snider, and R.S. Williams Nano/CMOS architectures using a field-programmable nanowire interconnect Nanotechnology 18 2007 035204
40. E. Lehtonen, J.H. Poikonen, M. Laiho, Implication logic synthesis methods for memristors, in: Proceedings of International Symposium on Circuits and System, ISCAS, 2012, pp. 2441-2444.
41. International Technology Roadmap for Semiconductors [Online]. Available from: http://www.itrs.net/, 2013.
42. H.-D. Kim, H.-M. An, E.B. Lee, and T.G. Kim Stable bipolar resistive switching characteristics and resistive switching mechanisms observed in aluminum nitride-based ReRAM devices IEEE Trans. Electron. Dev. 10 2011 3566 3573
43. A.C. Torrezan, J.P. Strachan, G. Medeiros-Ribeiro, and R.S. Williams Sub-nanosecond switching of a tantalum oxide memristor Nanotechnology 48 2011 485203