Neural synaptic weighting with a pulse-based memristor circuit

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 59, Issue 1, 2012, Pages 148-158

  Kim, Hyongsuk ^a   Sah, Maheshwar Pd ^a   Yang, Changju ^a   Roska, Tamás ^b   Chua, Leon O ^c  

^a Chonbuk National University   (South Korea)

^b INSTITUTE OF EXPERIMENTAL MEDICINE   (Hungary)

^c UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Adjustability; memristor; programmable synapse; pulse based processing; synaptic weight

Indexed keywords

OXIDE MINERALS; TIMING CIRCUITS; TITANIUM DIOXIDE;

ADJUSTABILITY; MEMRISTOR; PROGRAMMABLE SYNAPSE; PULSE-BASED PROCESSING; SYNAPTIC WEIGHT;

MEMRISTORS;

EID: 84855666715     PISSN: 15498328     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2011.2161360     Document Type: Article

References (29)

1. M. Holler, S. Tam, H. Castro, and R. Benson, "An electrically trainable artificial neural network (ETANN) with 10240 'Floating gate' synapses, " Artificial Neural Networks: Electronic Implementations, IEEE Computer Society Neural Networks Technology Series, pp. 50-55, 1990.
2. H. Withagen, "Implementing backpropagation with analog hardware, " in Proc. IEEE ICNN-94, Orlando, FL, 1994, pp. 2015-2017.
3. S. Lindsey and T. Lindblad, "Survey of neural network hardware invited paper, " in Proc. SPIE Application and Science of Artificial Neural Networks Conf., Apr. 1995, vol. 2492, pp. 1194-1205.
4. L. O. Chua and L. Yang, "Cellular neural networks: Theory, " IEEE Trans. Circuits Syst., vol. CAS-35, no. 10, pp. 1257-1272, Oct. 1988.
5. L. O. Chua and L. Yang, "Cellular neural networks: Applications, " IEEE Trans. Circuits Syst., vol. CAS-35, no. 10, pp. 1273-1290, Oct. 1988.
6. T. Roska and L. O. Chua, "The CNN universal machine: An analogic array computer, " IEEE Trans. Circuits Syst. II, vol. 40, no. 3, pp. 163-172, Mar. 1993.
7. R. Domíýnguez-Castro, S. Espejo, A. Rodríguez- Vázquez, R. A. Carmona, P. Földesy, Á. Zarándy, P. Szolgay, T. Szirányi, and T. Roska, "A 0. 8-m CMOS two-dimensional programmable mixed-signal focal-plane array processor with on-chip binary imaging and instructions storage, " IEEE J. Solid-State Circuits, vol. 32, no. 7, pp. 1013-1026, Jul. 1997.
8. C.-D. Zheng, H. Zhang, and Z. Wang, "Improved robust stability criteria for delayed cellular neural networks via the LMI approach, " IEEE Trans. Circuits Syst. II, Expr. Briefs, vol. 57, no. 1, pp. 41-45, Jan. 2010.
9. H. Kim, T. Roska, H. Son, and I. Petras, "Analog addition/subtraction on the CNN-UM chip with short-time superimposition of input signals, " IEEE Trans. Circuits Syst. I, vol. 50, no. 3, pp. 429-432, Mar. 2003.
10. H. Kim, H. Son, T. Roska, and L. O. Chua, "High-performance viterbi decoder with circularly connected 2-D CNN unilateral cell array, " IEEE Trans. Circuits Syst. I, vol. 52, no. 10, pp. 2208-2218, Oct. 2005. (Pubitemid 41556106)
11. D. B. Strukov, G. S. Snider, D. R. Stewart, and R. S. Williams, "The missing memristor found, " Nature, vol. 453, pp. 80-83, 2008. (Pubitemid 351630336)
12. L. O. Chua, "Memristor-the missing circuit element, " IEEE Trans. Circuit Theory, vol. CT-18, no. 5, pp. 507-519, Sep. 1971.
13. L. O. Chua and S. M. Kang, "Memristive devices and systems, " Proc. IEEE, vol. 64, no. 2, pp. 209-223, Feb. 1976.
14. S. Shin, K. Kim, and S. M. Kang, "Compact models for memristors based on charge-flux constitutive relationships, " IEEE Trans. Comput.-AidedDes. Integr. Circuits Syst., vol. 29, no. 4, pp. 590-598, Apr. 2010.
15. E. M. Drakakis, S. N. Yaliraki, and M. Barahona, "Memristors and Bernoulli dynamics, " in Proc. 2010 Int. Workshop on Cellular Nanoscale Networks and their Applications (CNNA), Feb. 2010, pp. 70-75.
16. Y. Joglekar and S. Wolf, "The elusive memristor: Properties of basic electrical circuits, " Eur. J. Phys., vol. 30, pp. 661-675, 2009.
17. B. O. Kavehei, A. Iqbal, Y. S. Kim, K. Eshraghian, S. F. Al-sarawi, and D. Abboti, "The fourth element: Characteristics, modeling and electromagnetic theory of the memristor, " 2010, arXiv: 1002. 3210v1 [cond-mat. mes-hall].
18. F. Y. Wang, "Memristor for introductory physics, " 2008, arXiv: 0808. 0286v1 [physics. Class-ph].
19. M. Itoh and L. O. Chua, "Memristor cellular automata and memristor discrete-time cellular neural networks, " Int. J. Bifurcation and Chaos (IJBC), vol. 19, no. 11, pp. 3605-3656, 2009.
20. A. Rak and G. Cserey, "Macromodelling of the memristor in SPICE, " IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 29, no. 4, pp. 632-636, Apr. 2010.
21. H. Kim, M. P. Sah, Y. Changju, and L. O. Chua, "Memristor-based multilevel memory, " in Proc. 2010 Int. Workshop on Cellular Nanoscale Networks and their Applications (CNNA), Feb. 2010, pp. 89-94.
22. Q. Xia, W. Robinett, M. W. Cumbie, N. Banerjee, T. J. Cardinali, J. J. Yang, W. Wu, X. Li, W. M. Tong, D. B. Strukov, G. S. Snider, G. Medeiros-Ribeiro, and R. S. Williams, "Memristor-CMOS hybrid integrated circuits for reconfigurable logic, " Nano Lett., vol. 9, no. 10, pp. 3640-3645, Sep. 2009, DOI: 10. 1021/nl901874j.
23. J. Borghettil, G. S. Snider, P. J. Kuekes, J. J. Yang, D. R. Stewart, and R. S. Williams, "Memristive switches enable stateful logic operations via material implication, " Nature Lett., vol. 464, no. 8, pp. 873-876, Apr. 2010.
24. Y. V. Pershin and M. D. Ventra, "Practical approach to programmable analog circuits with memristors, " IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 57, no. 8, pp. 1857-1864, Aug. 2010.
25. S. H. Jo, T. Chang, I. Ebong, B. B. Bhadviya, P. Mazumder, andW. Lu, "Nanoscale memristor device as synapse in neuromorphic systems, " Nano Lett., pp. 1297-1301, 2010, DOI: 10. 1021/nl904092h.
26. I. Petras, "Fractional-order memristor-based Chua's circuit, " IEEE Trans. Circuits Syst. II, Expr. Briefs, vol. 57, no. 12, pp. 975-979, Dec. 2010.
27. R. Riaza, "Nondegeneracy conditions for active memristive circuits, " IEEE Trans. Circuits Syst. II, Expr. Briefs, vol. 57, no. 3, pp. 223-227, Mar. 2010.
28. G. Snider, "Self-organized computation with unreliable, memristive nanodevices, " Nanotechnology, vol. 18, no. 36, pp. 1-13, 2007.
29. Y. Ho, G. M. Huang, and P. Li, "Dynamical properties and design analysis for nonvolatile memristor memories, " IEEE Trans. Circuits Syst. I, vol. 58, no. 4, pp. 724-736, Oct. 2010.