Complex network-enabled robust wireless network-on-chip architectures

ACM Journal on Emerging Technologies in Computing Systems

Volumn 9, Issue 3, 2013, Pages

  Wettin, Paul ^a   Vidapalapati, Anuroop ^b   Ganguly, Amlan ^b   Pande, Partha Pratim ^a  

^a WASHINGTON STATE UNIVERSITY   (United States)

^b ROCHESTER INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

Carbon nanotube; Fault tolerance; Multicore; NoC; Small world; Wireless links

Indexed keywords

CYCLE-ACCURATE SIMULATION; MANUFACTURING CHALLENGES; MULTI CORE; NETWORK-BASED ARCHITECTURES; NOC; SMALL WORLDS; THREE DIMENSIONAL INTEGRATION; WIRELESS LINK;

CARBON NANOTUBES; DATA TRANSFER; ENERGY DISSIPATION; FAULT TOLERANCE; SERVERS; WIRE;

VLSI CIRCUITS;

EID: 84885607650     PISSN: 15504832     EISSN: 15504840     Source Type: Journal    
DOI: 10.1145/2491676     Document Type: Conference Paper

References (32)

1. ALBERT, R. AND BARABASI, A.-L. 2002. Statistical mechanics of complex networks. Rev.Modern Phys. 74, 47-97.
2. BENINI, L. AND DE MICHELI, G. 2002. Networks on chips: A new soc paradigm. IEEE Comput. 35, 1, 70-78.
3. BOGDAN, P. ANDMARCULESCU.R. 2007. Quantum-like effects in network-on-chip buffers behavior. In Proceedings of the IEEE Design Automation Conference (DAC'97). 266-267.
4. BUCHANAN, M. 2003. Nexus: Small Worlds and the Groundbreaking Theory of Networks. W. W. Norton and Company.
5. CHANG, M.-C. C. F., CONG, J. J., KAPLAN, A., NAIK, M., REINMAN, G., SOCHER, E., AND TAM, S.-W. 2008. CMP network-on-chip overlaid with multi-band rf-interconnect. In Proceeding of the IEEE International Symposium on High-Performance Computer Architecture (HPCA'08). 191-202.
6. CHI, H.-C. AND TANG, C.-T. 1997. A deadlock-free routing scheme for interconnection networks with irregular topology. In Proceedings of the International Conference on Parallel and Distributed Systems (ICPADS' 97). 88-95.
7. DEB, S., GANGULY, A., CHANG, K., PANDE, P. P., BELZER, B., AND HEO, D. 2010. Enhancing performance of network-on-chip architectures with millimeter-wave wireless interconnects. In Proceedings of the 21st IEEE International Conference on Application-specific Systems Architectures and Processors (ASAP'10). 73-80.
8. DUATO, J., YALAMANCHILI, S., AND NI, L. M. 2002. Interconnection Networks-An Engineering Approach. Morgan Kaufmann.
9. FEERO, B. AND PANDE, P. P. 2009. Networks-on-chip in a three-dimensional environment: A performance evaluation. IEEE Trans. Comput. 58, 1, 32-45.
10. GANGULY, A., CHANG, K., DEB, S., PANDE, P. P., BELZER, B., AND TEUSCHER, C. 2011. Scalable hybrid wireless network-on-chip architectures for multi-core systems. IEEE Trans. Comput. 60, 10, 1485-1502.
11. GREEN, W. M., ROOKS, M. J., SEKARIC, L., AND VLASOV, Y. A. 2007. Ultra-compact, low rf power, 10gb/s silicon mach-zehnder modulator. Optics Express 15, 25, 17106-17113.
12. HO, R.,MAI, K. W., AND HOROWITZ, M. A. 2001. The future of wires. Proc. IEEE. 89, 4, 490-504.
13. HUANG, Y.,YIN, W.-Y., AND LIU, Q. H. 2008. Performance prediction of carbon nanotube bundle dipole antennas. IEEE Trans. Nanotechnol. 7, 3, 331-337.
14. HUMPHRIES, M. D. AND GURNEY, K. 2008. Network 'small-world-ness': A quantitative method for determining canonical network equivalence. PLoS ONE 3, 4.
15. JOSHI, A. J., BATTEN, C., KWON, Y.-J., BEAMER, S., SHAMIM, I., ASANOVIC, K., AND STOJANOVIC, V. D. 2009. Siliconphotonic clos networks for global on-chip communication. In Proceedings of the 3rd ACM/IEEE International Symposium on Networks-on-Chip (NoCS'09). 124-133.
16. KEMPA, K., RYBCZYNSKI, J., HUANG, Z., GREGORCZYK, K., VIDAN, A., KIMBALL, B., CARLSON, J., BENHAM, G.,WANG, Y., HERCZYNSKI, A., AND REN, Z. 2007. Carbon nanotubes as optical antennae. Adv. Mater. 19, 421-426.
17. KRISHNA, T. T., KUMAR, A., CHIANG, P. Y., EREZ, M., PEH, L.-S. 2008. NoC with near-ideal express virtual channels using global-line communication. In Proceedings of the IEEE Symposium on High Performance Interconnects (HOTI'08). 11-20.
18. KUMAR, A., PEH, L-S., KUNDU, P., AND JHA, N. K. 2008. Toward ideal on-chip communication using express virtual channels. IEEE Micro. 28, 1, 80-90.
19. KURIAN, G., MILLER, J. E., PSOTA, J., EASTEP, J., LIU, J., MICHEL, J., KIMERLING, L. C., AND AGARWAL, A. 2010. Atac: A 1000-core cache-coherent processor with on-chip optical network. In Proceedings of the 19th International Conference on Parallel Architectures and Compilation Techniques (PACT'10).
20. LEE, S.-B., TAM, S.-W., PEFKIANAKIS, I., LU, S., CHANG, M. F.,GUO, C., REINMAN, G., PENG, C.,NAIK, M., ZHANG, L., AND CONG, J. 2009. A scalable micro wireless interconnect structure for cmps. In Proceedings of the ACM Annual International Conference on Mobile Computing and Networking (MobiCom'09). 20-25.
21. OGRAS, U. Y. AND MARCULESCU, R. 2006. It's a small world after all: NoC performance optimization via longrange link insertion. IEEE Trans. VLSI Syst. 14, 7, 693-706.
22. PANDE, P. P., GRECU, C. S., JONES, M., IVANOV, A., SALEH, R. A. 2005. Performance evaluation and design trade-offs for network-on-chip interconnect architectures. IEEE Trans. Comput. 54, 8, 1025-1040.
23. PARK, D., EACHEMPATI, S., DAS, R.,MISHRA, A. K., YUAN, X.,NARAYANAN, V., AND DAS, C. R. 2008. MIRA: A multilayered on-chip interconnect router architecture. In Proceedings of the IEEE International Symposium on Computer Architecture (ISCA'08). 251-261.
24. PAVLIDIS, V. F. AND FRIEDMAN, E. G. 2007. 3-D Topologies for networks-on-chip. IEEE Trans. VLSI 15, 10, 1081-1090.
25. PETERMANN, T. AND DE LOS RIOS, P. 2005. Spatial small-world networks: A wiring cost perspective. http://arxiv.org/pdf/cond-mat/0501420.pdf.
26. SHACHAM, A., BERGMAN, K., AND CARLONI, L. P. 2008. Photonic networks-on-chip for future generations of chip multiprocessors. IEEE Trans. Comput. 57, 9, 1246-1260.
27. TEUSCHER, C. 2007. Nature-inspired interconnects for self-assembled large-scale network-on-chip designs. Chaos 17, 2, 026106.
28. TILERA CORPORATION. 2013. http://www.tilera.com.
29. VANGAL, S. R., HOWARD, J., RUHL, G., DIGHE, S.,WILSON, H. A., TSCHANZ, J. W., FINAN, D., IYER, P., SINGH, A. P., JACOB, T., JAIN, S.,VENKATARAMAN, S.,HOSKOTE, Y. V., AND BORKAR, N. Y. 2007. An 80-tile 1.28tflops networkon- chip in 65nm cmos. In Proceedings of the IEEE International Solid-State Circuits Conference. 98-589.
30. WATTS, D. J. AND STROGATZ, S. H. 1998. Collective dynamics of 'small-world' networks. Nature 393, 440-442.
31. ZHAO, D. AND WANG, Y. 2008. SD-mac: Design and synthesis of a hardware-efficient collision-free qos-aware mac protocol for wireless network-on-chip. IEEE Trans. Comput. 57, 9, 1230-1245.
32. ZHOU, Y., JOHNSON, J. L.,WU, L.,MALEY, S. B., URAL, A., AND XIE, H. K. 2008. Design and fabrication of microheaters for localized carbon nanotube growth. In Proceedings of the IEEE Conference on Nanotechnology. 452-455.