A scalable micro wireless interconnect structure for CMPs

Proceedings of the Annual International Conference on Mobile Computing and Networking, MOBICOM

Volumn , Issue , 2009, Pages 217-228

  Lee, Suk Bok ^a   Tam, Sai Wang ^b   Pefkianakis, Ioannis ^a   Lu, Songwu ^a   Chang, M Frank ^b   Guo, Chuanxiong ^c   Reinman, Glenn ^a   Peng, Chunyi ^c   Naik, Mishali ^a   Zhang, Lixia ^a   Cong, Jason ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b UCLA Electrical Engineering   (United States)

^c MICROSOFT RESEARCH ASIA   (China)

Author keywords

Chip multiprocessors; On chip wireless interconnection network

Indexed keywords

CHIP MULTIPROCESSOR; DEADLOCK FREE; EMERGING TECHNOLOGIES; IN-CHIP; INTERCONNECT TECHNOLOGY; MESH DESIGNS; MULTIPLE RECEIVE ANTENNAS; ON CHIP ANTENNA; ON CHIP INTERCONNECT; ON CHIPS; SCALABLE PERFORMANCE; SCALING LIMITATION; TERAHERTZ FREQUENCIES; TRANSMIT ANTENNA; WIRELESS INTERCONNECTION; WIRELESS INTERCONNECTS; WIRELESS NETWORKING; WIRELESS ROUTERS;

COMPUTER SCIENCE; FREQUENCY BANDS; INTERCONNECTION NETWORKS; MOBILE COMPUTING; MULTIPROCESSING SYSTEMS; OPTICAL INTERCONNECTS; RECEIVING ANTENNAS; ROUTERS; ROUTING ALGORITHMS; WIRELESS TELECOMMUNICATION SYSTEMS;

WIRELESS NETWORKS;

EID: 70450278756     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1614320.1614345     Document Type: Conference Paper

References (34)

1. V. Agarwal, M. S. Hrishikesh, S. W. Keckler, and D. Burger. Clock rate versus IPC: the end of the road for conventional microarchitecture. ISCA-27, 2000.
2. J. Andrews and N. Backer. Xbox360 system architecture. Hot Chips, 2005.
3. Ansoft Corporation. High Frequency Structure Simulator (HFSS). http://www.ansoft.com/products/hf/hfss/
4. K. Asanovic et al. The landscape of parallel computing research: a view from Berkeley. Technical Report, UCB/EECS-2006-183.
5. S. Borkar. Thousand core chips: a technology perspective. DAC, 2007.
6. L. A. Barroso et al. Piranha: a scalable architecture based on single-chip multiprocessing. ISCA-27, 2000.
7. M.-C. F. Chang et al. CMP network-on-chip overlaid with multi-band RF-Interconnect. HPCA, 2008.
8. M.-C. F. Chang et al. Power reduction of CMP communication networks via RF-Interconnects. MICRO, 2008.
9. D. Choudhury, J. Foschaar, R. Bowen, M. Mokhtari. A 70+GHz BW package for multigigabit IC applications. Microwave Symposium Digest, June 2004.
10. S. Boyd-Wickizer et al. Corey: an operating system for many cores. OSDI, 2006.
11. W. Dally and C. Seitz. Deadlock-free message routing in multiprocessor interconnection networks. IEEE Trans. on Computers, 1987.
12. W. Dally. Virtual-channel flow control. IEEE Trans. on Parallel and Distributed Systems, 1992.
13. W. Dally. Wire efficient VLSI multiprocessor communication networks. Proc. Stanford Conf. Advanced Research VLSI, 1987.
14. D. Huang et al. Terahertz CMOS frequency generator using linear superposition technique. IEEE Journal of Solid State Circuits, Dec 2008.
15. A. Duller, G. Panesar, and D. Towner. Parallel Processing - the picoChip way!. Communicating Process Architectures, 2003.
16. B. A. Floyd. Intra-chip wireless interconnect for clock distribution implemented with integrated antennas, receivers, and transmitters. IEEE JSSC, 2002.
17. N. Agarwal et al. Garnet: A detailed interconnection network model inside a full-system simulation framework. TR CE-P08-001, Princeton University, 2007.
18. C. J. Glass, L. M. Ni. The turn model for adaptive routing. ISCA-19, 1992.
19. A. Ghuloum, Unwelcome advice from Intel. blogs.intel.com/research/2008/ 06/unwelcome-advice.php
20. B. Grot and S. W. Keckler. Scalable on-chip interconnect topologies. 2nd Workshop on Chip Multiprocessor Memory Systems and Interconnects, 2008.
21. International technology roadmap for semiconductors, 2007 edition. http://www.itrs.net/Links/2007ITRS/2007-Chapter/2007-Wireless.pdf
22. D. N. Jayasimha, B. Zafar, Y. Hoskote. On-chip interconnection networks: why they are different and how to compare them. Technical Report, Intel Corp, 2006
23. J. Kahle, M. Day, H. Hofstee, C. Johns, T. Maeurer and D. Shippy. Introduction to the Cell multiprocessor. IBM Journal of Research and Development, 2005.
24. J. Kim, J. Balfour, and W. Dally. Flattened butterfly topology for on-chip networks. MICRO, 2007.
25. G. Koch. Intel's road to multi-core chip architecture. www.intel.com/cd/00/00/22/09/220997-220997.pdf
26. NVIDIA Quadro FX 5600. http://www.nvidia.com/docs/IO/40049/quadro-fx- 5600-datasheet.pdf
27. NVIDIA Tesla C1060. http://www.nvidia.com/docs/IO/56483/Tesla-C1060- boardSpec-v03.pdf
28. K. Olukotun and L. Hammond. The future of microprocessors. ACM QUEUE Magazine, September 2005.
29. K. Olukotun, L. Hammond, and J. Laudon. Chip multiprocessor architecture: techniques to improve throughput and latency. Morgan & Claypool, 2007.
30. S.-W. Tam et al. A simultaneous tri-band on-chip RF-Interconnect for future network-on-chip. VLSI Symposium, 2009.
31. E. Seok et al. A 410GHz CMOS push-push oscillator with an on-chip patch antenna. ISSCC, 2008.
32. S. Vangal et al. An 80-tile 1.28 TFLOPS network-on-chip in 65nm CMOS. IEEE ISSCC, 2007.
33. H.-S. Wang et al. Orion: a power-performance simulator for interconnection networks. Int' Symposium on Microarchitecture, 2002.
34. D. Zhao and Y. Wang. SD-MAC: design and synthesis of a hardware-efficient collition-free QoS-aware MAC protocol for wireless network-on-chip. IEEE Transactions on Computers, Vol. 57, No. 9, September 2008.