Modeling performance variation due to cache sharing

Proceedings - International Symposium on High-Performance Computer Architecture

Volumn , Issue , 2013, Pages 155-166

  Sandberg, Andreas ^a   Sembrant, Andreas ^a   Hagersten, Erik ^a   Black Schaffer, David ^a  

^a UPPSALA UNIVERSITY   (Sweden)

Author keywords

[No Author keywords available]

Indexed keywords

CACHE SHARING; MODELING PERFORMANCE; RUN TO RUN; SHARED CACHE;

COMPUTER ARCHITECTURE;

SUPERCOMPUTERS;

EID: 84880290021     PISSN: 15300897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HPCA.2013.6522315     Document Type: Conference Paper

References (30)

1. N. L. Binkert, R. G. Dreslinski, L. R. Hsu, K. T. Lim, A. G. Saidi, and S. K. Reinhardt. The M5 Simulator: Modeling Networked Systems,. In Proc. Annual International Symposium on Microarchitecture (MICRO), 2006.
2. D. Chandra, F. Guo, S. Kim, and Y. Solihin. Predicting Inter-thread Cache Contention on a Chip Multi-Processor Architecture. In Proc. International Symposium on High-Performance Computer Architecture (HPCA), 2005.
3. X. Chen and T. Aamodt. Modeling Cache Contention and Throughput of Multiprogrammed Manycore Processors. IEEE Transactions on Computers, 61(7):913-927, 2012.
4. X. E. Chen and T. M. Aamodt. A First-Order Fine-Grained Multithreaded Throughput Model. In Proc. International Symposium on High-Performance Computer Architecture (HPCA), 2009.
5. A. S. Dhodapkar and J. E. Smith. Comparing Program Phase Detection Techniques. In Proc. Annual International Symposium on Microarchitecture (MICRO), 2003.
6. R. O. Duda, P. E. Hart, and D. G. Stork. Pattern Classification, chapter 10.11. On-line Clustering, pages 559-565. Wiley-Interscience, 2 edition, 2001.
7. D. Eklöv, N. Nikoleris, D. Black-Schaffer, and E. Hagersten. Cache Pirating: Measuring the Curse of the Shared Cache. In Proc. International Conference on Parallel Processing (ICPP), 2011.
8. A. Jaleel, W. Hasenplaugh, M. Qureshi, J. Sebot, J. Simon Steely, and J. Emer. Adaptive Insertion Policies for Managing Shared Caches. In Proc. International Conference on Parallel Architectures and Compilation Techniques (PACT), 2008.
9. J. Lau, S. Schoemackers, and B. Calder. Structures for Phase Classification. In Proc. International Symposium on Performance Analysis of Systems & Software (ISPASS), 2004.
10. J. Lin, Q. Lu, X. Ding, Z. Zhang, X. Zhang, and P. Sadayappan. Gaining Insights into Multicore Cache Partitioning: Bridging the Gap Between Simulation and Real Systems. In Proc. International Symposium on High-Performance Computer Architecture (HPCA), 2008.
11. J. Mars, L. Tang, and M. L. Soffa. Directly Characterizing Cross Core Interference Through Contention Synthesis. In Proc. International Conference on High Performance and Embedded Architecture and Compilation (HiPEAC), 2011.
12. J. Mars, N. Vachharajani, R. Hundt, and M. L. Soffa. Contention Aware Execution. In Proc. International Symposium on Code Generation and Optimization (CGO), 2010.
13. J. D. McCalpin. STREAM: Sustainable Memory Bandwidth in High Performance Computers. Tech. rep., University of Virginia, 1991-2007. http://www.cs. virginia.edu/stream/.
14. N. Peleg and B. Mendelson. Detecting Change in Program Behavior for Adaptive Optimization. In Proc. International Conference on Parallel Architectures and Compilation Techniques (PACT), 2007.
15. M. K. Qureshi and Y. N. Patt. Utility-Based Cache Partitioning: A Low-Overhead, High-Performance, Runtime Mechanism to Partition Shared Caches. In Proc. Annual International Symposium on Microarchitecture (MICRO), 2006.
16. A. Sandberg, D. Black-Schaffer, and E. Hagersten. Efficient Techniques for Predicting Cache Sharing and Throughput. In Proc. International Conference on Parallel Architectures and Compilation Techniques (PACT), 2012.
17. A. Sandberg, D. Eklöv, and E. Hagersten. Reducing Cache Pollution Through Detection and Elimination of Non-Temporal Memory Accesses. In Proc. High Performance Computing, Networking, Storage and Analysis (SC), 2010.
18. A. Sembrant, D. Black-Schaffer, and E. Hagersten. Phase behavior in serial and parallel applications. In Proc. International Symposium on Workload Characterization (IISWC), 2012.
19. A. Sembrant, D. Eklov, and E. Hagersten. Efficient software-based online phase classification. In Proc. International Symposium on Workload Characterization (IISWC), 2011.
20. T. Sherwood, E. Perelman, and B. Calder. Basic Block Distribution Analysis to Find Periodic Behavior and Simulation Points in Applications. In Proc. International Conference on Parallel Architectures and Compilation Techniques (PACT), 2001.
21. T. Sherwood, E. Perelman, G. Hamerly, and B. Calder. Automatically Characterizing Large Scale Program Behavior. In Proc. Internationla Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), 2002.
22. T. Sherwood, S. Sair, and B. Calder. Phase Tracking and Prediction. In Proc. International Symposium on Computer Architecture (ISCA), 2003.
23. D. Tam, R. Azimi, L. Soares, and M. Stumm. Managing Shared L2 Caches on Multicore Systems in Software. In Proc. Workshop on the Interaction between Operating Systems and Computer Architecture (WIOSCA), 2007.
24. M. Van Biesbrouck, L. Eeckhout, and B. Calder. Considering All Starting Points for Simultaneous Multithreading Simulation. In Proc. International Symposium on Performance Analysis of Systems & Software (ISPASS), 2006.
25. M. Van Biesbrouck, T. Sherwood, and B. Calder. A Co-Phase Matrix to Guide Simultaneous Multithreading Simulation. In Proc. International Symposium on Performance Analysis of Systems & Software (ISPASS), 2004.
26. K. Van Craeynest and L. Eeckhout. The Multi-Program Performance Model: Debunking Current Practice in Multi-Core Simulation. In Proc. International Symposium on Workload Characterization (IISWC), 2011.
27. X. Xiang, B. Bao, T. Bai, C. Ding, and T. Chilimbi. All-Window Profiling and Composable Models of Cache Sharing. In Proc. Symposium on Principles and Practice of Parallel Programming (PPoPP), 2011.
28. Y. Xie and G. H. Loh. Dynamic Classification of Program Memory Behaviors in CMPs. In Proc. Workshop on Chip Multiprocessor Memory Systems and Interconnects (CMPMSI), 2008.
29. C. Xu, X. Chen, R. P. Dick, and Z. M. Mao. Cache Contention and Application Performance Prediction for Multi-Core Systems. In Proc. International Symposium on Performance Analysis of Systems & Software (ISPASS), 2010.
30. S. Zhuravlev, S. Blagodurov, and A. Fedorova. Addressing Shared Resource Contention in Multicore Processors via Scheduling. In Proc. Internationla Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), 2010.