Efficient software-based online phase classification

Proceedings - 2011 IEEE International Symposium on Workload Characterization, IISWC - 2011

Volumn , Issue , 2011, Pages 104-115

  Sembrant, Andreas ^a   Eklov, David ^a   Hagersten, Erik ^a  

^a UPPSALA UNIVERSITY   (Sweden)

Author keywords

[No Author keywords available]

Indexed keywords

CACHE MANAGEMENT; FREQUENCY ADJUSTMENT; HARDWARE CONFIGURATIONS; HARDWARE COUNTERS; HARDWARE-ASSISTED; LONG-RUNNING APPLICATIONS; LOW OVERHEAD; MODERN PROCESSORS; PHASE CLASSIFICATION; PHASE DETECTION; RUN-TIME DATA; RUN-TIME SCHEDULING; RUNTIME OVERHEADS; RUNTIMES; SAMPLE RATE; SOFTWARE-BASED; TIME VARYING;

SCHEDULING;

EID: 84856155781     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IISWC.2011.6114207     Document Type: Conference Paper

References (32)

1. Linux perf events. URL Linux/include/linux/perfevent.h.
2. Intel vtune performance analyzer homepage. URL http://www.intel.com/ software/products/vtune/.
3. * OS, 2010. Section Key Concept: Event Skid.
4. M. Annavaram, R. Rakvic, M. Polito, J.-Y. Bouguet, R. A. Hankins, and B. Davies. The fuzzy correlation between code and performance predictability. In Int. Symposium on Microarchitecture, 2004.
5. R. D. Barnes, E. M. Nystrom, M. C. Merten, and W.-m. W. Hwu. Vacuum packing: extracting hardware-detected program phases for post-link optimization. In Int. Symposium on Microarchitecture, 2002.
6. C.-K. Luk, R. Cohn, R. Muth, H. Patil, A. Klauser, G. Lowney, S. Wallace, V. J. Reddi and K. Hazelwood. Pin: building customized program analysis tools with dynamic instrumentation. In Conf. on Programming Language Design and Implementation, 2005.
7. B. Davies, J. Bouguet, M. Polito, and M. Annavaram. ipart: An automated phase analysis and recognition tool. Technical Report IR-TR-2004-1-iPART, Intel Corporation, 2004.
8. A. S. Dhodapkar and J. E. Smith. Managing multi-configuration hardware via dynamic working set analysis. In Int. Symposium on Computer Architecture, 2002.
9. A. S. Dhodapkar and J. E. Smith. Comparing program phase detection techniques. In Int. Symposium on Microarchitecture, pages 217-, 2003.
10. R. O. Duda, P. E. Hart, and D. G. Stork. Pattern Classification, chapter 10.11. On-line Clustering, pages 559-565. Wiley-Interscience, 2 edition, 2001. ISBN 0-471-05669-3.
11. E. Duesterwald, C. Cascaval, and S. Dwarkadas. Characterizing and predicting program behavior and its variability. In Int. Conf. on Parallel Architecture and Compilation Techniques, 2003.
12. A. Georges, D. Buytaert, L. Eeckhout, and K. De Bosschere. Method-level phase behavior in java workloads. In Int. Conf. on Object-Oriented Programming, Systems, Languages, and Applications, 2004.
13. D. Gu and C. Verbrugge. Phase-based adaptive recompilation in a jvm. In Int. Symposium on Code generation and Optimization, 2008.
14. J. L. Henning. Spec cpu2006 benchmark descriptions. SIGARCH Comput. Archit. News, 2006.
15. M. C. Huang, J. Renau, and J. Torrellas. Positional adaptation of processors: application to energy reduction. In Int. Symposium on Computer Architecture, 2003.
16. Intel 64 and IA-32 Architectures Software Developer's Manual. Intel Corporation, volume 3b: system programming guide edition, September 2010. 30.4.4 Precise Event Based Sampling (PEBS).
17. C. Isci, G. Contreras, and M. Martonosi. Live, runtime phase monitoring and prediction on real systems with application to dynamic power management. In Int. Symposium on Microarchitecture, pages 359-370, 2006.
18. J. Kim, S. V. K. W. chung Hsu, D. J. Lilja, and P. chung Yew. Dynamic code region (dcr)-based program phase tracking and prediction for dynamic optimizations. In Int. Conf. on High Performance Embedded Architectures and Compilers. Springer Verlag, 2005.
19. J. Lau, S. Schoemackers, and B. Calder. Structures for phase classification. In Int. Symposium on Performance Analysis of Systems and Software, 2004.
20. J. Lau, E. Perelman, G. Hamerly, T. Sherwood, and B. Calder. Motivation for variable length intervals and hierarchical phase behavior. In Int. Symposium on Performance Analysis of Systems and Software, 2005.
21. J. Lau, J. Sampson, E. Perelman, G. Hamerly, and B. Calder. The strong correlation between code signatures and performance. In Int. Symposium on Performance Analysis of Systems and Software, 2005.
22. J. Lau, S. Schoenmackers, and B. Calder. Transition phase classification and prediction. In Int. Symposium on HighPerformance Computer Architecture, 2005.
23. D. Levinthal. Performance analysis guide for intel core i7 processor and intel xeon 5500 processors. Technical Report Version 1.0, Intel Corporation, 2009.
24. Y. Luo, V. Packirisamy, W.-C. Hsu, A. Zhai, N. Mungre, and A. Tarkas. Dynamic performance tuning for speculative threads. In Int. Symposium on Computer Architecture, 2009.
25. P. Nagpurkar, C. Krintz, and T. Sherwood. Phase-aware remote profiling. In Int. Symposium on Code generation and Optimization, 2005.
26. N. Peleg and B. Mendelson. Detecting change in program behavior for adaptive optimization. In Int. Conf. on Parallel Architecture and Compilation Techniques, 2007.
27. C. Pereira, J. Lau, B. Calder, and R. Gupta. Dynamic phase analysis for cycle-close trace generation. In Int. Conf. on Hardware/software Codesign and System Synthesis, 2005.
28. E. Perelman, M. Polito, J. yves Bouguet, J. Sampson, B. Calder, and C. Dulong. Detecting phases in parallel applications on shared memory architectures. In Int. Parallel and Distributed Processing Symposium, 2006.
29. T. Sherwood, E. Perelman, and B. Calder. Basic block distribution analysis to find periodic behavior and simulation points in applications. In Int. Conf. on Parallel Architecture and Compilation Techniques, 2001.
30. T. Sherwood, E. Perelman, G. Hamerly, and B. Calder. Automatically characterizing large scale program behavior. In Int. Conf. on Architectural Support for Programming Languages and Operating Systems, 2002.
31. T. Sherwood, S. Sair, and B. Calder. Phase tracking and prediction. SIGARCH Comput. Archit. News, 2003.
32. T. Sondag and H. Rajan. Phase-guided thread-to-core assignment for improved utilization of performance-asymmetric multi-core processors. In ICSE Workshop on Multicore Software Engineering, 2009.