Phase tracking and prediction

Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA

Volumn , Issue , 2003, Pages 336-347

  Sherwood, Timothy ^a   Sair, Suleyman ^a   Calder, Brad ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; DATA STORAGE EQUIPMENT; PROGRAM PROCESSORS; REDUCED INSTRUCTION SET COMPUTING;

PHASE PREDICTION; PHASE TRACKING ARCHITECTURE;

MICROPROCESSOR CHIPS;

EID: 0038345698     PISSN: 08847495     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/859654.859657     Document Type: Conference Paper

References (22)

1. J.L. Aragon, L. Gonzalez, and A. Gonzalez. Power-aware control speculation through selective throttling. In Proceedings of the Ninth International Symposium on High-Performance Computer Architecture, February 2003.
2. R. Balasubramonian, D. H. Albonesi, A. Buyuktosunoglu, and S. Dwarkadas. Memory hierarchy reconfiguration for energy and performance in general-purpose processor architectures. In 33rd International Symposium on Microarchitecture, pages 245-257, 2000.
3. R. D. Barnes, E. M. Nystrom, M. C. Merten, and W. W. Hwu. Vacuum packing: Extracting hardware-detected program phases for post-link optimization. In 35th International Symposium on Microarchitecture, December 2002.
4. D. Brooks, V. Tiwari, and M. Martonosi. Wattch: a framework for architectural-level power analysis and optimizations. In 27th Annual International Symposium on Computer Architecture, pages 83-94, June 2000.
5. D. C. Burger and T. M. Austin, The simplescalar tool set, version 2.0. Technical Report CS-TR-97-1342, U. of Wisconsin, Madison, June 1997.
6. B. Calder, P. Feller, and A. Eustace. Value profiling and optimization. Journal of Instruction Level Parallelism, March 1999.
7. B. Calder, G. Reinman, and D.M. Tullsen, Selective value prediction. In 26th Annual International Symposium on Computer Architecture, pages 64-74, June 1999.
8. I.-C. Chen, J. T. Coffey, and T.N. Mudge. Analysis of branch prediction via data compression. In Seventh International Conference on Architectural Support for Programming Languages and Operating Systems, pages 128-137, October 1996.
9. A. Dhodapkar and J. E. Smith. Dynamic microarchitecture adaptation via co-designed virtual machines. In International Solid State Circuits Conference, February 2002.
10. A. Dhodapkar and J. E. Smith. Managing multi-configuration hardware via dynamic working set analysis. In 29th Annual International Symposium on Computer Architecture, May 2002.
11. M. Huang, J. Renau, and J. Torrelas. Profile-based energy reduction in high-performance processors. In 4th Workshop on Feedback-Directed and Dynamic Optimization (FDDO-4), December 2001.
12. A. Iyer and D. Marculescu. Power aware microarchitecture resource scaling. In Proceedings of the DATE 2001 on Design, automation and test in Europe, pages 190-196, 2001.
13. D. Joseph and D. Grunwald. Prefetching using markov predictors. In 24th Annual International Symposium on Computer Architecture, June 1997.
14. M.H. Lipasti, C.B. Wilkerson, and J.P. Shen. Value locality and load value prediction. In Seventh International Conference on Architectural Support for Programming Languages and Operating Systems, pages 138-147, October 1996.
15. M. Merten, A. Trick, R. Barnes, E. Nystrom, C. George, J. Gyllenhaal, and Wen mei W. Hwu. An architectural framework for run-time optimization. IEEE Transactions on Computers, 50(6):567-589, June 2001.
16. M. Mock, C. Chambers, and S.J. Eggers. Calpa: a tool for automating selective dynamic compilation. In 33rd International Symposium on Microarchitecture, pages 291-302, December 2000.
17. R. Muth, S.A. Watterson, and S.K. Debray. Code specialization based on value profiles. In Static Analysis Symposium, pages 340-359, 2000.
18. P. Ranganathan, S. V. Adve, and N. P. Jouppi. Reconfigurable caches and their application to media processing. In 27th Annual International Symposium on Computer Architecture, pages 214-224, June 2000.
19. T. Sherwood and B. Calder. Time varying behavior of programs. Technical Report UCSD-CS99-630, UC San Diego, August 1999.
20. T. Sherwood, E. Perelman, and B. Calder. Basic block distribution analysis to find periodic behavior and simulation points in applications. In International Conference on Parallel Architectures and Compilation Techniques, September 2001.
21. T. Sherwood, E. Perelman, G. Hamerly, and B. Calder. Automatically characterizing large scale program behavior. In Proceedings of the 10th International Conference on Architectural Support for Programming Languages and Operating Systems, October 2002.
22. J. Yang and R. Gupta. Frequent value locality and its applications. Special Issue on Memory Systems, ACM Transactions on Embedded Computing Systems, 1(1):79-105, November 2002.