Reducing cache pollution through detection and elimination of non-temporal memory accesses

2010 ACM/IEEE International Conference for High Performance Computing, Networking, Storage and Analysis, SC 2010

Volumn , Issue , 2010, Pages

  Sandberg, Andreas ^a   Eklöv, David ^a   Hagersten, Erik ^a  

^a UPPSALA UNIVERSITY   (Sweden)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION PERFORMANCE; CACHE POLLUTION; CACHE SHARING; INSTRUCTION CACHES; MODERN PROCESSORS; MULTI CORE; MULTI-CORES; SHARED CACHE; TEMPORAL MEMORY;

POLLUTION DETECTION;

EID: 78650832741     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SC.2010.44     Document Type: Conference Paper

References (15)

1. G. Tyson, M. Farrens, J. Matthews, and A. Pleszkun, "A Modified Approach to Data Cache Management, "in Microarchitecture, 1995. Proceedings of the 28th Annual International Symposium on, 1995, pp. 93-103.
2. T. Sherwood, B. Calder, and J. Emer, "Reducing Cache Misses Using Hardware and Software Page Placement, "in Proceedings of the 13th international conference on Supercomputing. Rhodes, Greece: ACM, 1999, pp. 155-164.
3. W. Wong and J. Baer, "Modified LRU Policies for Improving Second-Level Cache Behavior, "in High-Performance Computer Architecture, 2000. HPCA-6. Proceedings. Sixth International Symposium on, 2000, pp. 49-60.
4. Z. Wang, K. McKinley, A. Rosenberg, and C. Weems, "Using the Compiler to Improve Cache Replacement Decisions, " in Parallel Architectures and Compilation Techniques, 2002. Proceedings. 2002 International Conference on, 2002, pp. 199-208.
5. M. K. Qureshi, A. Jaleel, Y. N. Patt, S. C. Steely, and J. Emer, "Adaptive Insertion Policies for High Performance Caching, "in Proceedings of the 34th annual international symposium on Computer architecture. San Diego, California, USA: ACM, 2007, pp. 381-391.
6. A. Jaleel, W. Hasenplaugh, M. Qureshi, J. Sebot, J. S. Steely, and J. Emer, "Adaptive Insertion Policies for Managing Shared Caches, "in Proceedings of the 17th international conference on Parallel architectures and compilation techniques. Toronto, Ontario, Canada: ACM, 2008, pp. 208-219.
7. P. Petoumenos, G. Keramidas, and S. Kaxiras, "Instruction-based Reuse-Distance Prediction for Effective Cache Management, "in Proceedings of the 9th international conference on Systems, architectures, modeling and simulation. Samos, Greece: IEEE Press, 2009, pp. 49-58.
8. A. Jaleel, K. B. Theobald, S. C. Steely Jr., and J. Emer, "High Performance Cache Replacement Using Re-Reference Interval Prediction (RRIP), "in ISCA'10: Proceedings of the 37th annual international symposium on Computer architecture. New York, NY, USA: ACM, 2010, pp. 60-71.
9. Y. Xie and G. H. Loh, "Dynamic Classification of Program Memory Behaviors in CMPs, "in Proc. of CMP-MSI, Jun. 2008.
10. D. Tam, R. Azimi, L. Soares, and M. Stumm, "Managing Shared L2 Caches on Multicore Systems in Software, "in Proc. of the Workshop on the Interaction between Operating Systems and Computer Architectur, San Diego, California, USA, 2007.
11. R. L. Mattson, J. Gecsei, D. R. Slutz, and I. L. Traiger, "Evaluation techniques in storage hierarchies, "IBM Journal of Research and Development, vol. 9, no. 2, pp. 78-117, 1970.
12. D. Eklöv and E. Hagersten, "StatStack: Efficient Modeling of LRU Caches, "in Proceedings of the 2010 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS-2010), New York, New York, USA, Mar. 2010.
13. E. Berg and E. Hagersten, "Fast Data-Locality Profiling of Native Execution, "SIGMETRICS Perform. Eval. Rev., vol. 33, no. 1, pp. 169-180, 2005.
14. Y. Xie and G. H. Loh, "PIPP: Promotion/Insertion Pseudo-Partitioning of Multi-Core Shared Caches, "SIGARCH Comput. Archit. News, vol. 37, no. 3, pp. 174-183, 2009.
15. M. K. Qureshi and Y. N. Patt, "Utility-Based Cache Partitioning: A Low-Overhead, High-Performance, Runtime Mechanism to Partition Shared Caches, "in MICRO 39: Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture. Washington, DC, USA: IEEE Computer Society, 2006, pp. 423-432.