Efficient techniques for predicting cache sharing and throughput

Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT

Volumn , Issue , 2012, Pages 305-314

  Sandberg, Andreas ^a   Black Schaffer, David ^a   Hagersten, Erik ^a  

^a UPPSALA UNIVERSITY   (Sweden)

Author keywords

Cache sharing; Modeling; Performance

Indexed keywords

AGGREGATE PERFORMANCE; AVERAGE ERRORS; AVERAGE RELATIVE ERROR; CACHE SHARING; CACHE SIZE; FOUR-CORE; INPUT DATAS; MULTI-CORE SYSTEMS; PERFORMANCE; RATIO ERROR; SHARED CACHE;

BANDWIDTH; FORECASTING; HARDWARE; MODELS; PARALLEL ARCHITECTURES; THROUGHPUT;

COMPUTER SIMULATION;

EID: 84867523121     PISSN: 1089795X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2370816.2370861     Document Type: Conference Paper

References (20)

1. N. L. Binkert, R. G. Dreslinski, L. R. Hsu, K. T. Lim, A. G. Saidi, and S. K. Reinhardt. The M5 Simulator: Modeling Networked Systems. In Proc. Annual International Symposium on Microarchitecture (MICRO), 2006.
2. D. Chandra, F. Guo, S. Kim, and Y. Solihin. Predicting Inter-thread Cache Contention on a Chip Multi-Processor Architecture. In Proc. International Symposium on High-Performance Computer Architecture (HPCA), 2005.
3. X. Chen and T. Aamodt. Modeling Cache Contention and Throughput of Multiprogrammed Manycore Processors. IEEE Transactions on Computers, PP(99), 2011.
4. X. E. Chen and T. M. Aamodt. A First-Order Fine-Grained Multithreaded Throughput Model. In Proc. International Symposium on High-Performance Computer Architecture (HPCA), 2009.
5. D. Eklöv, D. Black-Schaffer, and E. Hagersten. Fast Modeling of Cache Contention in Multicore Systems. In Proc. International Conference on High Performance and Embedded Architecture and Compilation (HiPEAC), 2011.
6. D. Eklöv, N. Nikoleris, D. Black-Schaffer, and E. Hagersten. Cache Pirating: Measuring the Curse of the Shared Cache. In Proc. International Conference on Parallel Processing (ICPP), 2011.
7. F. N. Fritsch and R. E. Carlson. Monotone Piecewise Cubic Interpolation. SIAM Journal on Numerical Analysis, 17(2):238, 1980.
8. A. Jaleel, W. Hasenplaugh, M. Qureshi, J. Sebot, J. Simon Steely, and J. Emer. Adaptive Insertion Policies for Managing Shared Caches. In Proc. International Conference on Parallel Architectures and Compilation Techniques (PACT), 2008.
9. J. D. C. Little. A Proof for the Queuing Formula: L = λ-W. Operations Research, 9(3):383-387, 1961.
10. J. Mars, L. Tang, and M. L. Soffa. Directly Characterizing Cross Core Interference Through Contention Synthesis. In Proc. International Conference on High Performance and Embedded Architecture and Compilation (HiPEAC), 2011.
11. J. Mars, N. Vachharajani, R. Hundt, and M. L. Soffa. Contention Aware Execution. In Proc. International Symposium on Code Generation and Optimization (CGO), 2010.
12. J. D. McCalpin. STREAM: Sustainable Memory Bandwidth in High Performance Computers. Tech. rep., University of Virginia, 1991-2007. http://www.cs. virginia.edu/stream/.
13. M. K. Qureshi and Y. N. Patt. Utility-Based Cache Partitioning: A Low-Overhead, High-Performance, Runtime Mechanism to Partition Shared Caches. In Proc. Annual International Symposium on Microarchitecture (MICRO), 2006.
14. A. Sandberg, D. Eklöv, and E. Hagersten. Reducing Cache Pollution Through Detection and Elimination of Non-Temporal Memory Accesses. In Proc. High Performance Computing, Networking, Storage and Analysis (SC), 2010.
15. D. Tam, R. Azimi, L. Soares, and M. Stumm. Managing Shared L2 Caches on Multicore Systems in Software. In Proc. Workshop on the Interaction between Operating Systems and Computer Architecture (WIOSCA), 2007.
16. K. Van Craeynest and L. Eeckhout. The Multi-Program Performance Model: Debunking Current Practice in Multi-Core Simulation. In Proc. International Symposium on Workload Characterization (IISWC), 2011.
17. X. Xiang, B. Bao, T. Bai, C. Ding, and T. Chilimbi. All-Window Profiling and Composable Models of Cache Sharing. In Proc. Symposium on Principles and Practice of Parallel Programming (PPoPP), 2011.
18. Y. Xie and G. H. Loh. Dynamic Classification of Program Memory Behaviors in CMPs. In Proc. Workshop on Chip Multiprocessor Memory Systems and Interconnects (CMP-MSI), 2008.
19. C. Xu, X. Chen, R. P. Dick, and Z. M. Mao. Cache Contention and Application Performance Prediction for Multi-Core Systems. In Proc. International Symposium on Performance Analysis of Systems & Software (ISPASS), 2010.
20. S. Zhuravlev, S. Blagodurov, and A. Fedorova. Addressing Shared Resource Contention in Multicore Processors via Scheduling. In Proc. Internationla Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), 2010.