The multi-program performance model: Debunking current practice in multi-core simulation

Proceedings - 2011 IEEE International Symposium on Workload Characterization, IISWC - 2011

Volumn , Issue , 2011, Pages 26-37

  Van Craeynest, Kenzo ^a   Eeckhout, Lieven ^a  

^a GHENT UNIVERSITY   (Belgium)

Author keywords

[No Author keywords available]

Indexed keywords

ANALYTICAL MODELING; CONFIDENCE BOUNDS; CURRENT SIMULATION; DESIGN DECISIONS; DESIGN PROCESS; MULTI CORE; MULTI-CORE PROCESSOR; NON-TRIVIAL; ORDERS OF MAGNITUDE; PERFORMANCE BASED; PERFORMANCE MODEL; PERFORMANCE PREDICTION; RESEARCH STUDIES; SHARED CACHE; SYSTEM THROUGHPUT;

COMPUTER SIMULATION; DESIGN; ESTIMATION; PROGRAM PROCESSORS; TURNAROUND TIME;

MULTICORE PROGRAMMING;

EID: 84856161675     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IISWC.2011.6114194     Document Type: Conference Paper

References (19)

1. A. Alameldeen and D. Wood. Variability in architectural simulations of multi-threaded workloads. In HPCA, pages 7-18, Feb. 2003.
2. E. Berg and E. Hagersten. Fast data-locality profiling of native execution. In SIGMETRICS, pages 169-180, June 2005.
3. G. Blake, R. G. Dreslinski, T. N. Mudge, and K. Flautner. Evolution of thread-level parallelism in desktop applications. In ISCA, pages 302-313, June 2010.
4. D. Chandra, F. Guo, S. Kim, and Y. Solihin. Predicting inter-thread cache contention on a chip-multiprocessor architecture. In HPCA, pages 340-351, Feb. 2005.
5. D. Eklöv, D. Black-Schaffer, and E. Hagersten. Fast modeling of cache contention in multicore systems. In HiPEAC, pages 147-158, Jan. 2011.
6. D. Eklöv and E. Hagersten. StatStack: Efficient modeling of LRU caches. In ISPASS, pages 55-65, Mar. 2010.
7. S. Eyerman and L. Eeckhout. System-level performance metrics for multi-program workloads. IEEE Micro, 28(3):42-53, May/June 2008.
8. S. Eyerman, L. Eeckhout, T. Karkhanis, and J. E. Smith. A performance counter architecture for computing accurate CPI components. In ASPLOS, pages 175-184, Oct. 2006.
9. A. Jaleel, R. S. Cohn, C.-K. Luk, and B. Jacob. CMP$im: A pin-based on-the-fly multi-core cache simulator. In Proceedings of the Fourth Annual Workshop on Modeling, Benchmarking and Simulation (MoBS), held in conjunction with ISCA, June 2008.
10. B. Lee, J. Collins, H. Wang, and D. Brooks. CPR: Composable performance regression for scalable multiprocessor models. In MICRO, pages 270-281, Nov. 2008.
11. K. Luo, J. Gummaraju, and M. Franklin. Balancing throughput and fairness in SMT processors. In ISPASS, pages 164-171, Nov. 2001.
12. R. L. Mattson, J. Gecsei, D. R. Slutz, and I. L. Traiger. Evaluation techniques for storage hierarchies. IBM Systems Journal, 9(2):78-117, June 1970.
13. T. Sherwood, E. Perelman, G. Hamerly, and B. Calder. Automatically characterizing large scale program behavior. In ASPLOS, pages 45-57, Oct. 2002.
14. A. Snavely and D. M. Tullsen. Symbiotic jobscheduling for simultaneous multithreading processor. In ASPLOS, pages 234-244, Nov. 2000.
15. N. Tuck and D. M. Tullsen. Initial observations of the simultaneous multithreading Pentium 4 processor. In PACT, pages 26-34, Sept. 2003.
16. M. Van Biesbrouck, L. Eeckhout, and B. Calder. Considering all starting points for simultaneous multithreading simulation. In ISPASS, pages 143-153, Mar. 2006.
17. M. Van Biesbrouck, L. Eeckhout, and B. Calder. Representative multiprogram workloads for multithreaded processor simulation. In IISWC, pages 193-203, Oct. 2007.
18. M. Van Biesbrouck, T. Sherwood, and B. Calder. A co-phase matrix to guide simultaneous multithreading simulation. In ISPASS, pages 45-56, Mar. 2004.
19. J. Vera, F. J. Cazorla, A. Pajuelo, L. J. Santana, E. Fernández, and M. Valero. FAME: Fairly measuring multithreaded architectures. In PACT, pages 305-316, Sept. 2007.