Systematic energy characterization of CMP/SMT processor systems via automated micro-benchmarks

Proceedings - 2012 IEEE/ACM 45th International Symposium on Microarchitecture, MICRO 2012

Volumn , Issue , 2012, Pages 199-211

  Bertran, Ramon ^a,b   Buyuktosunoglu, Alper ^b   Gupta, Meeta S ^b   Gonzalez, Marc ^a   Bose, Pradip ^b  

^a BARCELONA SUPERCOMPUTING CENTER   (Spain)

^b IBM T J WATSON RESEARCH CENTER   (United States)

Author keywords

automated micro benchmarks; counter based power models; energy per instruction; max power stressmark

Indexed keywords

CHARACTERIZATION STUDIES; ENERGY CHARACTERIZATION; ENERGY PER INSTRUCTION; MAX-POWER STRESSMARK; MEASUREMENT BASED ANALYSIS; MICRO-BENCHMARKS; MULTITHREADED PROCESSORS; POWER MODEL;

AUTOMATION; COMPUTER ARCHITECTURE; PROGRAM PROCESSORS; QUERY PROCESSING; SILICON;

CHARACTERIZATION;

EID: 84876569219     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MICRO.2012.27     Document Type: Conference Paper

References (49)

1. G. Balakrishnan et al., "WEST: Cloning data cache behavior using stochastic traces," in Proc. of HPCA'12, pp. 1-12, Feb 2012.
2. R. H. Bell Jr. et al., "Efficient power analysis using synthetic testcases," in Proc. of IISWC'05, pp. 110-118, Oct 2005.
3. R. H. Bell Jr. et al., "Automatic testcase synthesis and performance model validation for high performance PowerPC processors," in Proc. of IISWC'06, pp. 154-165, Mar 2006.
4. R. H. Bell Jr. et al., "Improved automatic testcase synthesis for performance model validation," in Proc. of ICS'05, pp. 111-120, Jun 2005.
5. F. Bellosa, "The benefits of event-driven energy accounting in powersensitive systems," in Proc. of EW'00, pp. 37-42, Sep 2000.
6. R. Bertran et al., "POTRA: A framework for building power models for next generation multicore architectures," in Proc. of SIGMETRICS'12, pp. 427-428, Jun 2012.
7. R. Bertran et al., "Counter-based power modeling methods: Top-down vs bottom-up," The Computer Journal, vol. 99, pp. 1-16, Aug 2012.
8. R. Bertran et al., "A systematic methodology to generate decomposable and responsive power models for CMPs," IEEE Trans. on Comp., vol. 99, pp. 1-14, Apr 2012.
9. R. Bertran et al., "Decomposable and responsive power models for multicore processors using performance counters," in Proc. of ICS'10, pp. 147-158, Jun 2010.
10. W. Bircher et al., "Complete system power estimation: A trickle-down approach based on performance events," in Proc. of ISPASS'07, pp. 158-168, Apr 2007.
11. W. Bircher et al., "Complete system power estimation using processor performance events," IEEE Trans. on Comp., vol. 61, no. 4, pp. 563-577, Apr 2011.
12. B. Black et al., "Calibration of microprocessor performance models," Computer, vol. 31, no. 5, pp. 59-65, May 1998.
13. K. D. Bois et al., "SWEEP: Evaluating computer system energy efficiency using synthetic workloads," in Proc. of HIPEAC'11, pp. 159-166, Jan 2011.
14. P. Bose et al., "Bounds modelling and compiler optimizations for superscalar performance tuning," J. Syst. Archit., vol. 45, no. 12-13, pp. 1111-1137, Jun 1999.
15. D. Bull et al., "A power-efficient 32b ARM ISA processor using timingerror detection and correction for transient-error tolerance and adaptation to PVT variation," in Proc. of ISSCC'10, pp. 284-285, Feb 2010.
16. H. J. Curnow et al., "A synthetic benchmark," The Computer Journal, vol. 19, no. 1, pp. 43-49, Feb 1976.
17. S. Eranian, "Linux has a generic performance monitoring API!" in Proc. of CSCADS'09, p. 1, Jul 2009.
18. L. V. Ertvelde et al., "Benchmark synthesis for architecture and compiler exploration," in Proc. of IISWC'10, pp. 1-11, Dec 2010.
19. M. Floyd et al., "Adaptive energy-management features of the IBM POWER7 chip," IBM J. Res. & Dev., vol. 55, no. 3, pp. 276-293, May 2011.
20. K. Ganesan et al., "SYstem-level Max POwer (SYMPO): A systematic approach for escalating system-level power consumption using synthetic benchmarks," in Proc. of PACT'10, pp. 19-28, Sep 2010.
21. K. Ganesan et al., "MAximum Multicore POwer (MAMPO): an automatic multithreaded synthetic power virus generation framework for multicore systems," in Proc. of SC'11, pp. 1-12, Nov 2011.
22. G. Gerosa et al., "A sub-2W low power IA processor for mobile internet devices in 45nm high-k metal gate CMOS," J. of Solid-State Circ., 2009.
23. B. Goel et al., "Portable, scalable, per-core power estimation for intelligent resource management," in Proc. of GREEN'10, pp. 135-146, Aug 2010.
24. J. Gonzalez-Dominguez et al., "Servet: A benchmark suite for autotuning on multicore clusters," in Proc. of IPDPS'10, pp. 1-9, Apr 2010.
25. J. L. Henning, "SPEC CPU2006 benchmark descriptions," ACM SIGARCH News, vol. 34, no. Sep, pp. 1-17, 4 2006.
26. C. Hsieh et al., "Microprocessor power estimation using profile-driven program synthesis," IEEE Trans. on Comp.-Aided Design. of Integ. Cir. & Sys., vol. 17, no. 11, pp. 1080-1089, Nov 1998.
27. C. Isci et al., "Runtime power monitoring in high-end processors: methodology and empirical data," in Proc. of MICRO'03, pp. 96-108, Dec 2003.
28. R. Iyer et al., "Comparing the memory system performance of the HP V-class and SGI Origin 2000 multiprocessors using microbenchmarks and scientific applications," in Proc. of ICS'99, pp. 339-347, Jun 1999.
29. V. Jiménez et al., "Power and thermal characterization of POWER6 system," in Proc. of PACT'10, pp. 7-18, Sep 2010.
30. A. Joshi et al., "Performance cloning: A technique for disseminating proprietary applications as benchmarks," in Proc. of IISWC'06, pp. 105-115, Oct 2006.
31. A. Joshi et al., "The return of synthetic benchmarks," in Proc. of SPEC Benchmark Workshop, pp. 1-11, Jan 2008.
32. A. Joshi et al., "Distilling the essence of proprietary workloads into miniature benchmarks," ACM Trans. on Arch. & Code Opt., vol. 5, no. 2, pp. 1-33, Sep 2008.
33. A. Joshi et al., "Automated microprocessor stressmark generation," in Proc. of HPCA'08, pp. 229-239, Feb 2008.
34. Y. Kim et al., "Automated di/dt stressmark generation for microprocessor power delivery networks," in Proc. of ISLPED'11, pp. 253-258, Aug 2011.
35. T. Li et al., "Run-time modeling and estimation of operating system power consumption," pp. 160-171, Jun 2003.
36. IBM staff, "Power ISA™. Version 2.06 Revision B," Jul 2010, [Online] http://www.power.org/resources/reading/.
37. M. Milenkovic et al., "Microbenchmarks for determining branch predictor organization," Softw. Pract. Exper., vol. 34, no. 5, pp. 465-487, Apr 2004.
38. S. Naffziger et al., "The implementation of a 2-core, multi-threaded itanium family processor," J. of Solid-State Circ., vol. 41, no. 1, pp. 197-209, Jan 2006.
39. A. Nair et al., "AVF stressmark: Towards an automated methodology for bounding the worst-case vulnerability to soft errors," in Proc. of MICRO'10, pp. 125-136, Dec 2010.
40. S. Polfliet et al., "Automated full-system power characterization," IEEE Micro, vol. 31, no. 3, pp. 46-59, May 2011.
41. K. Singh et al., "Real time power estimation and thread scheduling via performance counters," ACM SIGARCH News, vol. 37, no. 2, pp. 46-55, Jul 2008.
42. B. Sinharoy et al., "IBM POWER7 multicore server processor," IBM J. Res. & Dev., vol. 55, no. 3, pp. 1-29, May 2011.
43. D. C. Snowdon et al., "Accurate on-line prediction of processor and memory energy usage under voltage scaling," in Proc. of EMSOFT'07, pp. 84-93, Oct 2007.
44. V. Tiwari et al., "Instruction level power analysis and optimization of software," in Proc. of VLSI'96, pp. 326-328, Jan 1996.
45. V. Uzelac et al., "Experiment flows and microbenchmarks for reverse engineering of branch predictor structures," in Proc. of ISPASS'09, pp. 207-217, Apr 2009.
46. R. P. Weicker, "Dhrystone: a synthetic systems programming benchmark," Comm. of ACM, vol. 27, no. 10, pp. 1013-1030, Oct 1984.
47. W. S. Wong et al., "Synthesizing benchmarks with appropriate instruction mix and locality," in Proc. of ICCA'87, pp. 1-12, Jun 1987.
48. W. S. Wong et al., "Benchmark Synthesis Using the LRU Cache Hit Function," IEEE Trans. on Comp., vol. 37, no. 6, pp. 637-645, Jun 1988.
49. W. Wu et al., "A systematic method for functional unit power estimation in microprocessors," in Proc. of DAC'06, pp. 554-557, Jul 2006.