Efficient power analysis using synthetic testcases

Proceedings of the 2005 IEEE International Symposium on Workload Characterization, IISWC-2005

Volumn 2005, Issue , 2005, Pages 110-118

  Bell Jr , Robert H ^a,b   John, Lizy K ^b  

^a IBM   (United States)

^b The University of Texas at Austin   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

POWER DISSIPATION; STREAM BENCHMARKS; SYNTHETIC TESTCASES;

BENCHMARKING; COMPUTER SIMULATION; ERROR ANALYSIS; POWER CONTROL; REAL TIME SYSTEMS;

PROGRAM PROCESSORS;

EID: 33749068692     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IISWC.2005.1526007     Document Type: Conference Paper

References (30)

1. R. H. Bell, Jr., L. Eeckhout, L. K. John and K. De Bosschere, "Deconstructing and Improving Statistical Simulation in HLS," Workshop on Debunking, Duplicating, and Deconstructing, in conjunction with ISCA'04, June 20, 2004.
2. R. H. Bell, Jr. and L. K. John, "The Case for Automatic Synthesis of Miniature Benchmarks," Workshop on Modeling, Benchmarking, and Simulation, in conjunction with ISCA'05, June 4, 2005.
3. R. H. Bell, Jr. and L. K. John, "Improved Automatic Testcase Synthesis for Performance Model Validation," International Conference on Supercomputing, June 20, 2005.
4. W. L. Bircher, M. Valluri, J. Law and L. K. John, "Runtime Identification of Microprocessor Energy Saving Opportunities," International Symposium on Low Power Electronics and Design, August 2005.
5. B. Black and J. P. Shen, "Calibration of Microprocessor Performance Models," IEEE Computer, May 1998, pp. 59-65.
6. P. Bose and T. M. Conte, "Performance Analysis and Its Impact on Design," IEEE Computer, May 1998, pp. 41-49.
7. D. Brooks, V. Tiwari and M. Martonosi, "Wattch: A Framework for Architectural-Level Power Analysis and Optimizations," International Symposium on Computer Architecture, June 2000.
8. D. C. Burger and T. M. Austin, "The SimpleScalar Toolset," Computer Architecture News, 1997.
9. R. Carl and J. E. Smith, "Modeling Superscalar Processors Via Statistical Simulation," Workshop on Performance Analysis and Its Impact on Design, June 1998.
10. R. Desikan, D. Burger and S. Keckler, "Measuring Experimental Error in Microprocessor Simulation," International Symposium on Computer Architecture, 2001.
11. L. Eeckhout, R. H. Bell, Jr., B. Stougie, L. K. John and K. De Bosschere, "Control Flow Modeling in Statistical Simulation for Accurate and Efficient Processor Design Studies," International Symposium on Computer Architecture, June 2004.
12. L. Eeckhout and K. De Bosschere, "Early design Phase Power/Performance Modeling Through Statistical Simulation," International Symposium on Performance Analysis of Systems and Software, November 2001, pp. 10-17.
13. M. K. Gowan, C. Polychronopoulos and G. Stamoulis, "Power Considerations in the Design of the Alpha 21264 Microprocessor," Design Automation Conference, 1998, pp. 726-731.
14. C. T. Hsieh and M. Pedram, "Microprocessor Power Estimation Using Profile-driven Program Synthesis," IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, Vol. 17, No. 11, November 1998, pp. 1080-1089.
15. S. R. Kunkel, R. J. Eickemeyer, M. H. Lipasti, T. J. Mullins, B. O'Krafka, H. Rosenberg, S. P. VanderWiel, P. L. Vitale and L. D. Whitley, "A Performance Methodology for Commercial Servers," IBM J. Res. Develp., Vol. 44 No. 6, November 2000.
16. T. Li and L. John, "Run-Time Modeling and Estimation of Operating System Power Consumption," International Conference on Measurement and Modeling of Computer Systems (SIGMETRICS), June 10-14, 2003.
17. J. D. McCalpin, "Memory bandwidth and machine balance in current high performance computers," IEEE Technical Committee on Computer Architecture newsletter, December 1995.
18. L. McVoy, "lmbench: Portable Tools for Performance Analysis," USENIX Technical Conference, Jan. 22-26, 1996, pp. 279-294.
19. th Annual International Symposium on Computer Architecture, June 2000, pp. 71-82.
20. http://www.cs.washington.edu/homes/oskin/tools.html
21. R. Rao, M. Oskin, F. T. chong, "HLSpower: Hybrid Statostical Modeling of the Superscalar Power-Performance Design Space," International conference on High Performance computing (HiPC), December, 2002.
22. J. Ringenberg, C. Pelosi, D. Oehmke and T. Mudge, "Intrinsic Checkpointing: A Methodology for Decreasing Simulation Time Through Binary Modification," International Symposium on Performance and Simulation Systems, March 2005, pp. 78-88.
23. M. Sakamoto, L. Brisson, A. Katsuno, A. Inoue and Y. Kimura, "Reverse Tracer: A Software Tool for Generating Realistic Performance Test Programs," Symposium on High-Performance Computing," 2002.
24. T. Sherwood, E. Perleman, G. Hamerly and B. Calder, "Automatically characterizing large scale program behavior," Proceedings of the International Conference on Architected Support for Programming Languages and Operating Systems, October 2002.
25. R. Singhal, et al., "Performance Analysis and Validation of the Intel Pentium4 Processor on 90nm Technology," Intel Tech. J.,Vol. 8, No. 1, 2004.
26. http://www.spec.org
27. J. M. Tendler, J. S. Dodson, J. S. Fields, Jr., H. Le and B. Sinharoy, "POWER4 System Microarchitecture," IBM Journal of Research and Development, January 2002, pp. 5-25.
28. M. Valluri and L. John, "Is Compiling for Performance == Compiling for Power?" Workshop on the Interaction Between Compilers and Computer Architectures (INTERACT-5), 2001.
29. W. S. Wong and R. J. T. Morris, "Benchmark Synthesis Using the LRU Cache Hit Function," IEEE Transactions on Computers, Vol. 37, No. 6, June 1988, pp. 637-645.
30. R. E. Wunderlich, T. F. Wenisch, B. Falsafi and J. C. Hoe, "SMARTS: Accelerating Microarchitecture Simulation via Rigorous Statistical Sampling," The International Symposium on Computer Architecture, June 2002.